Web Analytics
Datasheet 搜索 > 微处理器 > Freescale(飞思卡尔) > MPC8308CVMAGD 数据手册 > MPC8308CVMAGD 产品设计参考手册 5/1176 页
MPC8308CVMAGD
器件3D模型
7.184
导航目录
MPC8308CVMAGD数据手册
Page:
of 1176 Go
若手册格式错乱,请下载阅览PDF原文件
MPC8308 PowerQUICC II Pro Processor Reference Manual, Rev. 1
Freescale Semiconductor v
Figures
Figure
Number Title
Page
Number
5.1.9 Inbound Address Translation and Mapping Windows .............................................. 5-14
5.1.10 Internal Memory Map................................................................................................ 5-14
5.1.11 Accessing Internal Memory from External Masters.................................................. 5-15
5.2 System Configuration .................................................................................................... 5-15
5.2.1 System Configuration Register Memory Map........................................................... 5-15
5.2.2 System Configuration Registers ................................................................................ 5-16
5.3 Software Watchdog Timer (WDT)................................................................................. 5-32
5.3.1 WDT Overview.......................................................................................................... 5-32
5.3.2 WDT Features............................................................................................................ 5-33
5.3.3 WDT Modes of Operation......................................................................................... 5-33
5.3.4 WDT Memory Map/Register Definition ................................................................... 5-34
5.3.5 Functional Description............................................................................................... 5-37
5.3.6 Initialization/Application Information (WDT Programming Guidelines)................. 5-39
5.4 Real Time Clock (RTC) Module.................................................................................... 5-39
5.4.1 Overview.................................................................................................................... 5-39
5.4.2 Features...................................................................................................................... 5-40
5.4.3 Assumptions............................................................................................................... 5-40
5.4.4 Modes of operation.................................................................................................... 5-40
5.4.5 External Signal Description....................................................................................... 5-41
5.4.6 RTC Memory Map/Register Definition..................................................................... 5-41
5.4.7 Functional Description............................................................................................... 5-45
5.4.8 RTC Reset Sequence.................................................................................................. 5-47
5.4.9 RTC Initialization Sequence...................................................................................... 5-47
5.5 Periodic Interval Timer (PIT) ........................................................................................ 5-47
5.5.1 PIT Overview............................................................................................................. 5-47
5.5.2 PIT Features...............................................................................................................5-48
5.5.3 PIT Modes of Operation............................................................................................ 5-48
5.5.4 PIT External Signal Description................................................................................ 5-48
5.5.5 PIT Memory Map/Register Definition ...................................................................... 5-49
5.5.6 Functional Description............................................................................................... 5-52
5.5.7 PIT Programming Guidelines.................................................................................... 5-53
5.6 General-Purpose Timers (GTMs)................................................................................... 5-53
5.6.1 GTM Overview.......................................................................................................... 5-53
5.6.2 GTM Features ............................................................................................................ 5-54
5.6.3 GTM Modes of Operation..........................................................................................5-55
5.6.4 GTM External Signal Description ............................................................................. 5-56
5.6.5 GTM Memory Map/Register Definition.................................................................... 5-57
5.6.6 Functional Description............................................................................................... 5-66
5.6.7 Initialization/Application Information (Programming Guidelines for GTM Registers)....
5-69
5.7 Power Management Control (PMC).............................................................................. 5-69

MPC8308CVMAGD 数据手册

Freescale(飞思卡尔)
96 页 / 0.76 MByte
Freescale(飞思卡尔)
1176 页 / 11.26 MByte
Freescale(飞思卡尔)
14 页 / 0.56 MByte
Freescale(飞思卡尔)
2 页 / 0.26 MByte
Freescale(飞思卡尔)
83 页 / 0.51 MByte

MPC8308 数据手册

NXP(恩智浦)
NXP  MPC8308CVMAGDA  芯片, 微控制器, 32位, POWER, 400MHZ, MAPBGA-473
Freescale(飞思卡尔)
Freescale(飞思卡尔)
Freescale(飞思卡尔)
NXP(恩智浦)
PowerPC系列 333MHz
NXP(恩智浦)
NXP  MPC8308CVMAGD  芯片, 微处理器, 32位, 400MHZ, MAPBGA-473
NXP(恩智浦)
NXP  MPC8308VMAGDA  芯片, 微控制器, 32位, POWER, 400MHZ, MAPBGA-473
Freescale(飞思卡尔)
Freescale(飞思卡尔)
微处理器 - MPU E300 EXT TEMP PB 400
Freescale(飞思卡尔)
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件