Datasheet 搜索 > 微控制器 > ST Microelectronics（意法半导体） > STM32F072V8H6 数据手册 > STM32F072V8H6 数据手册 6/15 页
器件3D模型￥ 11.461
STM32F072V8H6 数据手册 - ST Microelectronics（意法半导体）
制造商:
ST Microelectronics（意法半导体）
分类:
微控制器
封装:
UFBGA-100
描述:
ARM Cortex-M0 48MHz 闪存：64K@x8bit RAM：16KB
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
技术参数、封装参数在P15
应用领域在P15
导航目录
STM32F072V8H6数据手册
Page:
of 15 Go
若手册格式错乱，请下载阅览PDF原文件
STM32F072xx silicon limitations STM32F072xx
6/15 DocID025328 Rev 3
Workaround
Deactivate analog filters on I
2
C pads (I2C1 for PB9, I2C2 for PB10 and PB14) with software.
However, the I
2
C cannot use the filters at the same time on any other pads.
This limitation is present on Revision Z and B only.
1.3.3 GPIOx locking mechanism not working properly for GPIOx_OTYPER
register
Description
Locking of GPIOx_OTYPER[i] with i = 15..8 depends from setting of GPIOx_LCKR[i-8] and
not from GPIOx_LCKR[i]. GPIOx_LCKR[i-8] is locking GPIOx_OTYPER[i] together with
GPIOx_OTYPER[i-8]. It is not possible to lock GPIOx_OTYPER[i] with i = 15...8, without
locking also GPIOx_OTYPER[i-8].
Workaround
The only way to lock GPIOx_OTYPER[i] with i=15..8 is to lock also GPIOx_OTYPER[i-8].
1.4 SPI/I
2
S limitation
1.4.1 In I
2
S slave mode: WS level must be set by the external master when
enabling the I
2
S
Description
In slave mode, the WS signal level is used only to start the communication. If the I
2
S (in
slave mode) is enabled while the master is already sending the clock and the WS signal
level is low (for I
2
S protocol) or is high (for the LSB or MSB-justified mode), the slave starts
communicating data immediately. In this case, the master and slave will be desynchronized
throughout the whole communication.
Workaround
The I
2
S peripheral must be enabled when the external master sets the WS line at:
• High level when the I
2
S protocol is selected.
• Low level when the LSB or MSB-justified mode is selected.
1.5 I
2
C peripheral limitations
1.5.1 10-bit slave mode: wrong direction bit value after Read header
reception
Description
Under specific conditions, the transfer direction bit DIR (bit 16 of status register I2C_ISR) is
low instead of high after reception of the 10-bit addressing Read header. Nevertheless, the
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
