Web Analytics
Datasheet 搜索 > ADI(亚德诺) > ADF4113 数据手册 > ADF4113 其他数据使用手册 1/8 页
ADF4113
0
导航目录
  • 典型应用电路图在P5P6
  • 原理图在P5
  • 功能描述在P1
ADF4113数据手册
Page:
of 8 Go
若手册格式错乱,请下载阅览PDF原文件
Evaluation Board User Guide
UG-164
One Technology Way P. O. Box 9106 Norwood, MA 02062-9106, U.S.A. Te l: 781.329.4700 Fax: 781.461.3113 www.analog.com
1750 MHz Evaluation Board for the PLL Frequency Synthesizer
PLEASE SEE THE LAST PAGE FOR AN IMPORTANT
WARNING AND LEGAL TERMS AND CONDITIONS.
Rev. 0 | Page 1 of 8
FEATURES
Self-contained board including synthesizer, VCO, and loop
filter for generating frequencies of 1700 MHz to 1800 MHz
Designed for 20 kHz loop bandwidth
Accompanying software allows complete control of
synthesizer functions from a PC
Battery operated: choice of 3 V or 5 V supplies
Typical phase noise performance of −86 dBc/Hz at 1 kHz
offset
GENERAL DESCRIPTION
This board is designed to allow the user to evaluate the
performance of the ADF4113 frequency synthesizer for phase
locked loops (PLLs). The block diagram of the board is shown
in Figure 1. It contains the ADF4113 synthesizer, a PC con-
nector, an SMA connector for the reference input, power
supplies, and an RF output. There is also a loop filter (20 kHz
bandwidth) and a VCO on board. A cable is included with the
board to connect to a PC printer port.
The package also contains Windows® software to allow easy
programming of the synthesizer.
EVALUATION BOARD CONNECTION DIAGRAM
VCO
PC CONNECTOR
9V BATTERY
ADF411x
EVAL-ADF411xEBZ1
V
P
CE
MUXOUT
RF
OUT
REF
IN
V
VCO
V
DD
TCXO
SMA
SOCKET
POWERSWITCH
ON OFF
TEST
TEST
FILTER
0
9149-001
Figure 1.

ADF4113 数据手册

ADI(亚德诺)
32 页 / 1.11 MByte
ADI(亚德诺)
28 页 / 3.06 MByte
ADI(亚德诺)
8 页 / 0.18 MByte
ADI(亚德诺)
8 页 / 0.2 MByte
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件