Datasheet 搜索 > EEPROM芯片 > ATMEL(爱特美尔) > AT24C04C-SSHM-T 数据手册 > AT24C04C-SSHM-T 其他数据使用手册 1/6 页


¥ 0.764
AT24C04C-SSHM-T 其他数据使用手册 - ATMEL(爱特美尔)
制造商:
ATMEL(爱特美尔)
分类:
EEPROM芯片
封装:
SOIC-8
描述:
ATMEL AT24C04C-SSHM-T EEPROM, 4 Kbit, 512 x 8位, 1 MHz, 串行 I2C, SOIC, 8 引脚
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
AT24C04C-SSHM-T数据手册
Page:
of 6 Go
若手册格式错乱,请下载阅览PDF原文件

Selecting the Best Serial EEPROM Interface
Protocol for your Application
1. Introduction
y Atmel offers Serial Electrically Erasable Programmable Read Only
Memories (SEEPROM) to designers wanting to save Printed Circuit Board
Assembly (PCBA) area and simplify hardware design. Serial refers to the
hardware interface scheme to write and read data from the device (two,
three, or four signals needed). The parallel interface scheme to write and
read data involves 18 or more signals. SEEPROM devices are 8 pin
packages compared to 20 or more pins on parallel interface EEPROM
devices. Since SEEPROMs have a smaller pin count than parallel
EEPROMS, the SEEPROM device packages are smaller and therefore
save PCBA area that would be consumed by the physically larger parallel
EEPROM devices. Since SEEPROMS have a smaller pin count on device
packages than parallel EEPROMS, there are fewer signals to route in the
PCBA design.
y When an SEEPROM solution is desired, more decisions are needed to
direct the designer to the best device for the application. The interface
protocol decision is quite often driven by hardware and software features of
the microcontroller that is to be interfaced to the SEEPROM. Atmel offers
three protocol families of SEEPROMs:
1. 2-Wire Interface (TWI) in the AT24CXXXX family [compatible
with I2C protocol]
2. 3-Wire Interface (3WI) in the AT93CXXX family
3. Serial Peripheral Interface (SPI) in the AT25XXXX family
y The following device features will be discussed should the designer have
the freedom to choose the interface protocol:
─ Interface signals
─ Chip Selection signal
─ Memory expansion
─ Maximum interface clock speeds
─ Command complexity
─ Write protection / data security
─ Cost
1.1. Interface Signals
TWI: a clock signal and a bi-directional data signal (SCL, SDA)
3WI: a clock signal, a data in signal, and a data out signal (SK, DI,
DO) [Chip Select is needed also]
SPI: a chip select signal, a clock signal, a data in signal, and a
data out signal (CS, SCK, SI, SO)
TWI fewest, 3WI and SPI have the same
8546A• SEEPR• 06/08
Serial EEPROM
Interface Protocol
Application Note
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件