Datasheet 搜索 > 存储芯片 > Microchip（微芯） > AT24C128W-10SU-1.8 数据手册 > AT24C128W-10SU-1.8 其他数据使用手册 3/23 页
器件3D模型￥ 0
AT24C128W-10SU-1.8 其他数据使用手册 - Microchip（微芯）
制造商:
Microchip（微芯）
分类:
存储芯片
封装:
SOIC-8
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
引脚图在P1P3Hot
封装尺寸在P15P16P17P18P19P20P21
型号编码规则在P13P14
封装信息在P15
导航目录
AT24C128W-10SU-1.8数据手册
Page:
of 23 Go
若手册格式错乱，请下载阅览PDF原文件
3
AT24C128/256
0670T–SEEPR–3/07
Pin Description SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each
EEPROM device and negative edge clock data out of each device.
SERIAL DATA (SDA): The SDA pin is bidirectional for serial data transfer. This pin is open-
drain driven and may be wire-ORed with any number of other open-drain or open collector
devices.
DEVICE/ADDRESSES (A1, A0): The A1 and A0 pins are device address inputs that are hard-
wired or left not connected for hardware compatibility with other AT24CXX devices. When the
pins are hardwired, as many as four 128K/256K devices may be addressed on a single bus
system (device addressing is discussed in detail under the Device Addressing section). If the
pins are left floating, the A1 and A0 pins will be internally pulled down to GND if the capacitive
coupling to the circuit board V
CC
plane is <3 pF. If coupling is >3 pF, Atmel recommends con-
necting the address pins to GND.
WRITE PROTECT (WP): The write protect input, when connected to GND, allows normal write
operations. When WP is connected high to V
CC
, all write operations to the memory are inhib-
ited. If the pin is left floating, the WP pin will be internally pulled down to GND if the capacitive
coupling to the circuit board V
CC
plane is <3 pF. If coupling is >3 pF, Atmel recommends con-
necting the pin to GND.
Memory
Organization
AT24C128/256, 128K/256K SERIAL EEPROM: The 128K/256K is internally organized as
256/512 pages of 64-bytes each. Random word addressing requires a 14/15-bit data word
address.
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
