Datasheet 搜索 > 存储芯片 > Microchip（微芯） > AT24C256W-10SC-1.8 数据手册 > AT24C256W-10SC-1.8 其他数据使用手册 2/19 页
器件3D模型￥ 2.435
AT24C256W-10SC-1.8 其他数据使用手册 - Microchip（微芯）
制造商:
Microchip（微芯）
分类:
存储芯片
封装:
SOIC-8
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
AT24C256W-10SC-1.8数据手册
Page:
of 19 Go
若手册格式错乱，请下载阅览PDF原文件
CAT24C256
http://onsemi.com
2
Table 1. ABSOLUTE MAXIMUM RATINGS
Parameters Ratings Units
Storage Temperature –65 to +150 °C
Voltage on any Pin with Respect to Ground (Note 1) –0.5 to +6.5 V
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality
should not be assumed, damage may occur and reliability may be affected.
1. The DC input voltage on any pin should not be lower than −0.5 V or higher than V
CC
+ 0.5 V. During transitions, the voltage on any pin may
undershoot to no less than −1.5 V or overshoot to no more than V
CC
+ 1.5 V, for periods of less than 20 ns.
Table 2. RELIABILITY CHARACTERISTICS (Note 2)
Symbol
Parameter Min Units
N
END
(Notes 3, 4) Endurance 1,000,000 Program/Erase Cycles
T
DR
Data Retention 100 Years
2. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC−Q100
and JEDEC test methods.
3. Page Mode, V
CC
= 5 V, 25°C.
4. The new product revision (E) uses ECC (Error Correction Code) logic with 6 ECC bits to correct one bit error in 4 data bytes. Therefore, when
a single byte has to be written, 4 bytes (including the ECC bits) are re−programmed. It is recommended to write by multiple of 4 bytes in order
to benefit from the maximum number of write cycles.
Table 3. D.C. OPERATING CHARACTERISTICS − Mature Product (Rev D)
(V
CC
= 2.5 V to 5.5 V, T
A
= −40°C to +125°C, and V
CC
= 1.8 V to 5.5 V, T
A
= −40°C to +85°C, unless otherwise specified.)
Symbol
Parameter Test Conditions Min Max Units
I
CCR
Read Current Read, f
SCL
= 400 kHz 1 mA
I
CC
Write Current Write, f
SCL
= 400 kHz 3 mA
I
SB
Standby Current All I/O Pins at GND or V
CC
T
A
= −40°C to +85°C 1 mA
T
A
= −40°C to +125°C 2
I
L
I/O Pin Leakage Pin at GND or V
CC
T
A
= −40°C to +85°C 1 mA
T
A
= −40°C to +125°C 2
V
IL
Input Low Voltage −0.5 V
CC
x 0.3 V
V
IH
Input High Voltage V
CC
x 0.7 V
CC
+ 0.5 V
V
OL1
Output Low Voltage V
CC
≥ 2.5 V, I
OL
= 3.0 mA 0.4 V
V
OL2
Output Low Voltage V
CC
< 2.5 V, I
OL
= 1.0 mA 0.2 V
Table 4. PIN IMPEDANCE CHARACTERISTICS − Mature Product (Rev D)
(V
CC
= 2.5 V to 5.5 V, T
A
= −40°C to +125°C, and V
CC
= 1.8 V to 5.5 V, T
A
= −40°C to +85°C, unless otherwise specified.)
Symbol
Parameter Conditions Max Units
C
IN
(Note 5) SDA I/O Pin Capacitance V
IN
= 0 V 8 pF
C
IN
(Note 5) Input Capacitance (other pins) V
IN
= 0 V 6 pF
I
WP
(Note 6) WP Input Current
V
IN
< V
IH
, V
CC
= 5.5 V 130 mA
V
IN
< V
IH
, V
CC
= 3.3 V 120
V
IN
< V
IH
, V
CC
= 1.8 V 80
V
IN
> V
IH
1
5. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC−Q100
and JEDEC test methods.
6. When not driven, the WP pin is pulled down to GND internally. For improved noise immunity, the internal pull−down is relatively strong;
therefore the external driver must be able to supply the pull−down current when attempting to drive the input HIGH. To conserve power, as
the input level exceeds the trip point of the CMOS input buffer (~ 0.5 x V
CC
), the strong pull−down reverts to a weak current source. The
variable WP input impedance is available only for Die Rev. C and higher.
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
