Datasheet 搜索 > EEPROM芯片 > ATMEL（爱特美尔） > AT25020B-SSHL-T 数据手册 > AT25020B-SSHL-T 其他数据使用手册 1/27 页
器件3D模型￥ 1.611
AT25020B-SSHL-T 其他数据使用手册 - ATMEL（爱特美尔）
制造商:
ATMEL（爱特美尔）
分类:
EEPROM芯片
封装:
SOIC-8
描述:
电可擦除可编程只读存储器 2K (256 X 8) SPI, 1.8V
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
导航目录
AT25020B-SSHL-T数据手册
Page:
of 27 Go
若手册格式错乱，请下载阅览PDF原文件
Features
• Serial Peripheral Interface (SPI) Compatible
• Supports SPI Modes 0 (0,0) and 3 (1,1)
– Data Sheet Describes Mode 0 Operation
• Low-voltage and Standard-voltage Operation
–V
CC
= 1.8V to 5.5V
• 20 MHz Clock Rate (5V)
• 8-byte Page Mode
• Block Write Protection
– Protect 1/4, 1/2, or Entire Array
• Write Protect (WP) Pin and Write Disable Instructions for Both Hardware and Software
Data Protection
• Self-timed Write Cycle (5 ms max)
• High Reliability
– Endurance: One Million Write Cycles
– Data Retention: 100 Years
• Green (Pb/Halogen-free/Rohs Compliant) Packaging Options
• Die Sales: Wafer Form, Waffle Pack, Bumped Wafers
Description
The AT25010B/020B/040B provides 1024/2048/4096 bits of serial electrically eras-
able programmable read-only memory (EEPROM) organized as 128/256/512 words
of 8 bits each. The device is optimized for use in many industrial and commercial
applications where low-power and low-voltage operation are essential. The
AT25010B/020B/040B is available in space saving, JEDEC SOIC, UDFN, TSSOP,
XDFN and VFBGA packages.
The AT25010B/020B/040B is enabled through the Chip Select pin (CS) and accessed
via a three-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO),
and Serial Clock (SCK). All programming cycles are completely self-timed, and no
separate erase cycle is required before write.
Block write protection is enabled by programming the status register with one of four
blocks of write protection. Separate Program Enable and Program disable instructions
are provided for additional data protection. Hardware data protection is provided via
the WP pin to protect against inadvertent write attempts. The HOLD pin may be used
to suspend any serial communication without resetting the serial sequence.
Table 0-1. Pin Configuration
Pin Name Function
CS Chip Select
SCK Serial Data Clock
SI Serial Data Input
SO Serial Data Output
GND Ground
V
CC
Power Supply
WP Write Protect
HOLD Suspends Serial Input
SPI Serial
EEPROM
1K (128x8)
2K (256x8)
4K (512x8)
AT25010B
AT25020B
AT25040B
V
CC
HOLD
SCK
SI
CS
SO
WP
GND
4
3
2
1
5
6
7
8
8-lead UDFN, XDFN
Bottom View
V
CC
HOLD
SCK
SI
CS
SO
WP
GND
1
2
3
4
8
7
6
5
8-ball VFBGA
Bottom View
1
2
3
4
8
7
6
5
SOIC, TSSOP
V
CC
HOLD
SCK
SI
CS
SO
WP
GND
8707B–SEEPR–3/10
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
