Datasheet 搜索 > 微控制器 > ATMEL(爱特美尔) > ATMEGA16A-PU 数据手册 > ATMEGA16A-PU 产品手册 6/352 页


¥ 25.881
ATMEGA16A-PU 产品手册 - ATMEL(爱特美尔)
制造商:
ATMEL(爱特美尔)
分类:
微控制器
封装:
DIP-40
描述:
8 位 megaAVR® 微控制器,4KB 至 16KB 闪存,Atmel我们在 RS Components 提供 Atmel 的各种 megaAVR 8 位微控制器。每个微控制器均基于增强型 RISC 体系结构,并具有 QTouch 库支持。 所有 megaAVR 微控制器具有不同 Kb 的系统内可编程内存、EEPROM 和 SRAM 以及不同引脚和封装类型。 **megaAVR 8 位微控制器类型 ** ATmega8 ATmega16 ATmega48 ATmega88 ATmega162 ATmega164 ATmega165 ATmega168 ATmega8515 ATmega8535### AVR 微控制器,Atmel
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
引脚图在P2P6P51Hot
原理图在P4P8P49P71P72P74P75P89P94P95P97P99
封装尺寸在P340P341P342
型号编码规则在P339
封装信息在P340
应用领域在P37P45P47P250P254P262P264P265
电气规格在P67
导航目录
ATMEGA16A-PU数据手册
Page:
of 352 Go
若手册格式错乱,请下载阅览PDF原文件

6
8154B–AVR–07/09
ATmega16A
2.2 Pin Descriptions
2.2.1 VCC
Digital supply voltage.
2.2.2 GND
Ground.
2.2.3 Port A (PA7:PA0)
Port A serves as the analog inputs to the A/D Converter.
Port A also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins
can provide internal pull-up resistors (selected for each bit). The Port A output buffers have sym-
metrical drive characteristics with both high sink and source capability. When pins PA0 to PA7
are used as inputs and are externally pulled low, they will source current if the internal pull-up
resistors are activated. The Port A pins are tri-stated when a reset condition becomes active,
even if the clock is not running.
2.2.4 Port B (PB7:PB0)
Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The
Port B output buffers have symmetrical drive characteristics with both high sink and source
capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up
resistors are activated. The Port B pins are tri-stated when a reset condition becomes active,
even if the clock is not running.
Port B also serves the functions of various special features of the ATmega16A as listed on page
57.
2.2.5 Port C (PC7:PC0)
Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The
Port C output buffers have symmetrical drive characteristics with both high sink and source
capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up
resistors are activated. The Port C pins are tri-stated when a reset condition becomes active,
even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins
PC5(TDI), PC3(TMS) and PC2(TCK) will be activated even if a reset occurs.
Port C also serves the functions of the JTAG interface and other special features of the
ATmega16A as listed on page 60.
2.2.6 Port D (PD7:PD0)
Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The
Port D output buffers have symmetrical drive characteristics with both high sink and source
capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up
resistors are activated. The Port D pins are tri-stated when a reset condition becomes active,
even if the clock is not running.
Port D also serves the functions of various special features of the ATmega16A as listed on page
62.
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件