Datasheet 搜索 > DA转换器 > Cirrus Logic（思睿逻辑） > CS4353-CNZ 数据手册 > CS4353-CNZ 其他数据使用手册 5/62 页
器件3D模型￥ 5.307
CS4353-CNZ 其他数据使用手册 - Cirrus Logic（思睿逻辑）
制造商:
Cirrus Logic（思睿逻辑）
分类:
DA转换器
封装:
QFN-24
描述:
24 位，Cirrus Logic### 数模转换器 - Cirrus Logic
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
引脚图在P20P39P40P41P42P46P47P48P49Hot
典型应用电路图在P12P13P43
原理图在P58
封装尺寸在P51P52P53
型号编码规则在P1P2
封装信息在P2
功能描述在P2P14
技术参数、封装参数在P6P7
应用领域在P50P62
电气规格在P7
导航目录
CS4353-CNZ数据手册
Page:
of 62 Go
若手册格式错乱，请下载阅览PDF原文件
DS578F1 5
CS8416
LIST OF FIGURES
Figure 1. Audio Port Master Mode Timing ................................................................................................... 9
Figure 2. Audio Port Slave Mode and Data Input Timing............................................................................. 9
Figure 3. SPI Mode Timing ........................................................................................................................ 10
Figure 4. I²C Mode Timing ......................................................................................................................... 11
Figure 5. Typical Connection Diagram - Software Mode ........................................................................... 12
Figure 6. Typical Connection Diagram - Hardware Mode.......................................................................... 13
Figure 7. Serial Audio Output Example Formats........................................................................................ 15
Figure 8. AES3 Data Format...................................................................................................................... 16
Figure 9. Receiver Input Structure............................................................................................................. 18
Figure 10. C/U Data Outputs...................................................................................................................... 23
Figure 11. Control Port Timing in SPI Mode .............................................................................................. 24
Figure 12. Control Port Timing, I²C Slave Mode Write............................................................................... 25
Figure 13. Control Port Timing, I²C Slave Mode Read............................................................................... 25
Figure 14. De-Emphasis Filter Response.................................................................................................. 30
Figure 15. Hardware Mode Data Flow....................................................................................................... 43
Figure 16. Professional Input Circuit.......................................................................................................... 55
Figure 17. Transformerless Professional Input Circuit............................................................................... 55
Figure 18. Consumer Input Circuit ............................................................................................................. 55
Figure 19. S/PDIF MUX Input Circuit ......................................................................................................... 55
Figure 20. TTL/CMOS Input Circuit............................................................................................................ 55
Figure 21. Channel Status Data Buffer Structure....................................................................................... 57
Figure 22. Flowchart for Reading the E Buffer........................................................................................... 57
Figure 23. PLL Block Diagram ................................................................................................................... 58
Figure 24. Recommended Layout Example............................................................................................... 59
Figure 25. Jitter Attenuation Characteristics of PLL................................................................................... 60
LIST OF TABLES
Table 1. Typical Delays by Frequency Values........................................................................................... 17
Table 2. Clock Switching Output Clock Rates............................................................................................ 19
Table 3. GPO Pin Configurations............................................................................................................... 20
Table 4. Hardware Mode Start-Up Pin Conditions..................................................................................... 44
Table 5. Hardware Mode Serial Audio Format Select................................................................................ 45
Table 6. External PLL Component Values................................................................................................. 59
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
