Datasheet 搜索 > 电机驱动器 > TI（德州仪器） > DRV2625YFFT 数据手册 > DRV2625YFFT 其他数据使用手册 5/77 页
器件3D模型￥ 7.541
DRV2625YFFT 其他数据使用手册 - TI（德州仪器）
制造商:
TI（德州仪器）
分类:
电机驱动器
封装:
DSBGA-9
描述:
马达/运动/点火控制器和驱动器 Advanced ERM & LRA Haptics Driver with Smart Loop and Embedded Effects Library 9-DSBGA -40 to 85
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
引脚图在P3P39Hot
典型应用电路图在P28P60P61
原理图在P1P10P60P61
封装尺寸在P70P73P75P76
焊盘布局在P71
标记信息在P73
封装信息在P69P73P74P75P76
技术参数、封装参数在P4
应用领域在P1P77
电气规格在P5
导航目录
DRV2625YFFT数据手册
Page:
of 77 Go
若手册格式错乱，请下载阅览PDF原文件
5
DRV2625
www.ti.com
SLOS879B –APRIL 2014–REVISED SEPTEMBER 2016
Product Folder Links: DRV2625
Submit Documentation FeedbackCopyright © 2014–2016, Texas Instruments Incorporated
6.5 Electrical Characteristics
T
A
= 25 °C, V
DD
= 3.6 V (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
V
(REG)
Voltage at the REG pin 1.84 V
I
IL
Digital low-level input current
NRST, TRIG/INTZ, SDA, SCL
V
DD
= 5.5 V, V
I
= 0 V
100 nA
I
IH
Digital high-level input current
SDA, SCL
V
DD
= 5.5 V, V
I
= V
DD
0.1
µA
NRST
V
DD
= 5.5 V, V
I
= V
DD
1
TRIG/INTZ
V
DD
= 5.5 V, V
I
= V
DD
2.7 3.5
V
IL
Digital low-level input voltage NRST, TRIG/INTZ, SDA, SCL 0.4 V
V
IH
Digital high-level input voltage NRST, TRIG/INTZ, SDA, SCL 1.41 V
V
OL
Digital low-level output voltage
TRIG/INTZ, SDA
3-mA sink current
0.4 V
R
DS(on)
Drain-source on-state resistance (LS +
HS)
0.75 Ω
I
(SD)
Shutdown current V
(NRST)
= 0 V 105 180 nA
I
(STBY)
Standby current
V
(NRST)
= V
DD
In stand-by mode
1.55 2 µA
I
(Q)
Quiescent current
V
(NRST)
= V
DD
In idle mode - no signal
2.5 mA
Z
O(SD)
Output impedance in shutdown OUT+ to GND, OUT– to GND 15 kΩ
Z
O(STBY)
Output impedance in standby OUT+ to GND, OUT– to GND 15 kΩ
Z
LOAD(th)
Load impedance threshold for over-
current detection
OUT+ to GND, OUT– to GND 4 Ω
6.6 Timing Requirements
T
A
= 25 °C, V
DD
= 3.6 V (unless otherwise noted)
MIN NOM MAX UNIT
ƒ
(SCL)
Frequency at the SCL pin with no wait states 400 kHz
t
w(H)
Pulse duration, SCL high 0.6 µs
t
w(L)
Pulse duration, SCL low 1.3 µs
t
su(1)
Setup time, SDA to SCL 100 ns
t
h(1)
Hold time, SCL to SDA 10 ns
t
(BUF)
Bus free time between stop and start condition 1.3 µs
t
su(2)
Setup time, SCL to start condition 0.6 µs
t
h(2)
Hold time, start condition to SCL 0.6 µs
t
su(3)
Setup time, SCL to stop condition 0.6 µs
6.7 Switching Characteristics
T
A
= 25 °C, V
DD
= 3.6 V (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
t
(on)
Device startup time from shutdown standby 1 ms
t
(start)
Waveform startup time from trigger to output signal 1 ms
f
O(PWM)
PWM output frequency (in OUT+
and OUT-)
20.5 kHz
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
