Web Analytics
Datasheet 搜索 > Altera(阿尔特拉) > EP2S60F1020C5ES 数据手册 > EP2S60F1020C5ES 产品描述及参数 1/56 页
EP2S60F1020C5ES
0
导航目录
  • 原理图在P11
  • 功能描述在P2P3P5P11
  • 技术参数、封装参数在P12
  • 应用领域在P56
EP2S60F1020C5ES数据手册
Page:
of 56 Go
若手册格式错乱,请下载阅览PDF原文件
Altera Corporation 1
DS-S29804-1.1 Preliminary
Data Sheet
Stratix II EP2S60 DSP
Development Board
Features
The Stratix
®
II EP2S60 DSP development board is included with the DSP
Development Kit, Stratix II Edition (ordering code DSP-DEVKIT-2S60).
This board is a development platform for high-performance digital signal
processing (DSP) designs, and features the Stratix II EP2S60 device in a
1020-pin package.
Components
Analog I/O
Two 12-bit 125-MHz A/D converters
Two 14-bit 165-MHz D/A converters
One 8-bit, 180 megapixels-per-second triple D/A converter for
VGA output
One 96-KHz Stereo Audio coder/decoder (CODEC)
Memory subsystem
1 MByte of 10-ns asynchronous SRAM configured as a 32-bit bus
16 MBytes of flash memory configured as an 8-bit bus
32 MBytes of SDRAM memory configured as a 64-bit bus
CompactFlash connector supporting ATA and IDE access modes
Configuration options
On-board configuration using 16 MBytes of flash memory and
an Altera
®
EPM7256 MAX
®
device
Download configuration data using an USB Blaster
TM
download
cable
Single-ended or differential inputs and outputs accessed via a Mictor
connector
Dual seven-segment display
Four user-defined push-button switches
One female 9-pin RS-232 connector
10/100 Ethernet MAC/PHY
Eight user-defined LEDs
Socketed 100-MHz oscillator
Single 16-V DC power supply (adapter included)
Active heat sink
May 2005

EP2S60F1020C5ES 数据手册

Altera(阿尔特拉)
56 页 / 0.5 MByte

EP2S60F1020C5 数据手册

Altera(阿尔特拉)
Altera(阿尔特拉)
可编程逻辑器件(CPLD/FPGA) EP2S60F1020C5N FBGA-1020
Intel(英特尔)
Altera(阿尔特拉)
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件