Datasheet 搜索 > 开发套件 > NXP（恩智浦） > LPC4357-K43WQA 数据手册 > LPC4357-K43WQA 其他数据使用手册 1/161 页
￥ 532.843
LPC4357-K43WQA 其他数据使用手册 - NXP（恩智浦）
制造商:
NXP（恩智浦）
分类:
开发套件
描述:
NXP LPC4357-K43WQA 评估板, LPC4357, 双Cortex - M4和M0内核, 4.3英寸480X272 触屏LCD模块
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
引脚图在P8P10P11P12P13P14P15P16P17P18P19P20Hot
原理图在P7
封装尺寸在P144P145P146P147
型号编码规则在P5
焊接温度在P148P149P150P151
功能描述在P1P61
技术参数、封装参数在P89P158
应用领域在P4P158
导航目录
LPC4357-K43WQA数据手册
Page:
of 161 Go
若手册格式错乱，请下载阅览PDF原文件
1. General description
The LPC435X_3X_2X_1X are ARM Cortex-M4 based microcontrollers with Floating Point
Unit (FPU) for embedded applications which include an ARM Cortex-M0 coprocessor, up
to 1 MB of flash and 136 kB of on-chip SRAM, 16 kB of EEPROM memory, two
high-speed USB controllers, Ethernet, LCD, an external memory controller, a quad SPI
Flash Interface (SPIFI) that supports execute-in-place, advanced configurable peripherals
such as the State Configurable Timer (SCTimer/PWM) and the Serial General Purpose
I/O (SGPIO) interface, and multiple digital and analog peripherals. The
LPC435X_3X_2X_1X operate at CPU frequencies of up to 204 MHz.
The ARM Cortex-M4 is a 32-bit core that offers system enhancements such as low power
consumption, enhanced debug features, and a high level of support block integration. The
ARM Cortex-M4 CPU incorporates a 3-stage pipeline, uses a Harvard architecture with
separate local instruction and data buses as well as a third bus for peripherals, and
includes an internal prefetch unit that supports speculative branching. The ARM
Cortex-M4 supports single-cycle digital signal processing and SIMD instructions. A
hardware floating-point processor is integrated into the core.
The ARM Cortex-M0 coprocessor is an energy-efficient and easy-to-use 32-bit core,
which is upward code- and tool-compatible with the Cortex-M4 core. It is ideal for handling
control or peripheral handling to free up the Cortex-M4 for real-time processing. The
Cortex-M0 coprocessor offers up to 204 MHz performance with a simple instruction set
and reduced code size. In LPC43xx, the Cortex-M0 coprocessor hardware multiply is
implemented as a 32-cycle iterative multiplier.
For additional documentation related to the LPC43xx parts, see Section 17
.
2. Features and benefits
Cortex-M4 Processor core
ARM Cortex-M4 processor (version r0p1), running at frequencies of up to
204 MHz.
Built-in Memory Protection Unit (MPU) supporting eight regions.
Built-in Nested Vectored Interrupt Controller (NVIC).
Hardware floating-point unit.
Non-maskable Interrupt (NMI) input.
JTAG and Serial Wire Debug (SWD), serial trace, eight breakpoints, and four watch
points.
Enhanced Trace Module (ETM) and Enhanced Trace Buffer (ETB) support.
System tick timer.
LPC435x/3x/2x/1x
32-bit ARM Cortex-M4/M0 MCU; up to 1 MB flash and 136 kB
SRAM; Ethernet, two High-speed USB, LCD, EMC
Rev. 5 — 28 April 2015 Product data sheet
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
