Datasheet 搜索 > 微处理器 > NXP（恩智浦） > MCIMX6D6AVT08ACR 数据手册 > MCIMX6D6AVT08ACR 其他数据使用手册 2/213 页
器件3D模型￥ 470.747
MCIMX6D6AVT08ACR 其他数据使用手册 - NXP（恩智浦）
制造商:
NXP（恩智浦）
分类:
微处理器
封装:
FCBGA-624
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
MCIMX6D6AVT08ACR数据手册
Page:
of 213 Go
若手册格式错乱，请下载阅览PDF原文件
i.MX 6SoloX Applications Processors for Industrial Products, Rev. 2, 6/2016
2 NXP Semiconductors
Introduction
options, and integrated power management. Each processor provides a 32-bit
DDR3/LVDDR3/LPDDR2-800 memory interface and a number of other interfaces for connecting
peripherals, such as WLAN, Bluetooth™, GPS, displays, and camera sensors.
The i.MX 6SoloX processors are specifically useful for applications such as:
• Entry-level infotainment
• Telematics
• Portable medical and healthcare
• Smart appliances
• Home energy management systems
• Industrial control and automation
The features of the i.MX 6SoloX processors include:
• Dual-core architecture with one ARM Cortex-A9 processor plus one ARM Cortex-M4
processor—Dual-core architecture enables the device to run an open operating system like Linux
on the Cortex-A9 core and an RTOS like MQX™ or FreeRTOS™ on the Cortex-M4 core. The
Cortex-M4 core is standard on all i.MX 6SoloX processors.
• Multilevel memory system—The multilevel memory system of each processor is based on the L1
instruction and data caches, L2 cache, and internal and external memory. The processors support
many types of external memory devices, including DDR3, low voltage DDR3, LPDDR2, NOR
Flash, NAND Flash (MLC and SLC), OneNAND, Quad SPI, and managed NAND, including
eMMC up to rev 4.4/4.41/4.5.
• Smart speed technology—Power management implemented throughout the IC that enables
multimedia features and peripherals to consume minimum power in both active and various low
power modes.
• Dynamic voltage and frequency scaling—The processors improve the power efficiency of devices
by scaling the voltage and frequency to optimize performance.
• Multimedia powerhouse—The multimedia performance of each processor is enhanced by a
multilevel cache system, NEON™ MPE (Media Processor Engine) co-processor, a programmable
smart DMA (SDMA) controller, and an asynchronous sample rate converter.
• 2x Gigabit Ethernet with AVB—2x 10/100/1000 Mbps Gigabit Ethernet controllers with support
for Audio Video Bridging (AVB) for reliable, high-quality, low-latency multimedia streaming.
• Human-machine interface—Each processor provides a single integrated graphics processing unit
that supports an OpenGL ES 2.0 and OpenVG 1.1 3D and 2D graphics accelerator. In addition,
each processor provides up to two separate display interfaces (parallel display and LVDS display),
CMOS sensor interface (parallel), and NTSC/PAL analog video input interface.
• Interface flexibility—Each processor supports connections to a variety of interfaces: NTSC/PAL
analog video input interface, high-speed USB on-the-go with PHY, high-speed USB host with
PHY, High-Speed Inter-Chip USB, multiple expansion card ports (high-speed MMC/SDIO host
and other), 2 Gigabit Ethernet controllers with support for Ethernet AVB, PCIe-II, two 12-bit ADC
modules with 4 dedicated single-ended inputs, two CAN ports, ESAI audio interface, and a variety
of other popular interfaces (such as UART, I
2
C, and I
2
S serial audio).
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
