Datasheet 搜索 > 微处理器 > Freescale（飞思卡尔） > MPC8360EVVAJDGA 数据手册 > MPC8360EVVAJDGA 产品描述及参数 2/103 页
￥ 7.182
MPC8360EVVAJDGA 产品描述及参数 - Freescale（飞思卡尔）
制造商:
Freescale（飞思卡尔）
分类:
微处理器
封装:
TBGA-740
描述:
微处理器 - MPU 8360 TBGA ENCRP NO-PB
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
原理图在P2P3
封装尺寸在P63P64
型号编码规则在P10P99
技术参数、封装参数在P2P3P4P5P6P7P8P9P10P11P12P13
电气规格在P7P8P9P10P15P16P17P19P20P21P22P23
型号编号列表在P83P99
导航目录
MPC8360EVVAJDGA数据手册
Page:
of 103 Go
若手册格式错乱，请下载阅览PDF原文件
MPC8360E/MPC8358E PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 5
2 Freescale Semiconductor
wide range of protocols including ATM, Ethernet, HDLC, and POS. The QUICC Engine module’s enhanced interworking eases
the transition and reduces investment costs from ATM to IP based systems. The other major features include a dual DDR
SDRAM memory controller for the MPC8360E, which allows equipment providers to partition system parameters and data in
an extremely efficient way, such as using one 32-bit DDR memory controller for control plane processing and the other for data
plane processing. The MPC8358E has a single DDR SDRAM memory controller. The MPC8360E/58E also offers a 32-bit PCI
controller, a flexible local bus, and a dedicated security engine.
This figure shows the MPC8360Eblock diagram.
Figure 1. MPC8360E Block Diagram
Memory Controllers
GPCM/UPM/SDRAM
32/64 DDR Interface Unit
PCI Bridge
Local Bus
Bus Arbitration
DUART
Dual I2C
4 Channel DMA
Interrupt Controller
Protection & Configuration
System Reset
Clock Synthesizer
System Interface Unit
(SIU)
Local
Baud Rate
Generators
Multi-User
RAM
UCC8
Parallel I/O
Accelerators
Dual 32-Bit RISC CP
Serial DMA
&
2 Virtual
DMAs
2 GMII/
RGMII/TBI/RTBI
8 MII/
RMII
8 TDM Ports
2 UTOPIA/POS
(124 MPHY)
Serial Interface
QUICC Engine Module
JTAG/COP
Power
Management
Timers
FPU
Classic G2 MMUs
32KB
D-Cache
32KB
I-Cache
Security Engine
e300 Core
PCI
DDRC1
UCC7
UCC6
UCC5
UCC4
UCC3
UCC2
UCC1
MCC
USB
SPI2
Time Slot Assigner
DDRC2
SPI1
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
