Datasheet 搜索 > RAM芯片 > Micron（镁光） > MT48LC4M16A2P-6A AIT:J TR 数据手册 > MT48LC4M16A2P-6A AIT:J TR 其他数据使用手册 1/83 页
器件3D模型￥ 27.767
MT48LC4M16A2P-6A AIT:J TR 其他数据使用手册 - Micron（镁光）
制造商:
Micron（镁光）
分类:
RAM芯片
封装:
TSOP-54
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
原理图在P8P9P10
封装尺寸在P14P15
型号编码规则在P2
标记信息在P1
功能描述在P7P27
技术参数、封装参数在P19P20P21P22P23P24P25P26
应用领域在P16P17
电气规格在P19P20P21P22P23P24P25P26
型号编号列表在P2
导航目录
MT48LC4M16A2P-6A AIT:J TR数据手册
Page:
of 83 Go
若手册格式错乱，请下载阅览PDF原文件
SDR SDRAM
MT48LC8M8A2 – 2 Meg x 8 x 4 Banks
MT48LC4M16A2 – 1 Meg x 16 x 4 Banks
Features
• PC100- and PC133-compliant
• Fully synchronous; all signals registered on positive
edge of system clock
• Internal, pipelined operation; column address can
be changed every clock cycle
• Internal banks for hiding row access/precharge
• Programmable burst lengths: 1, 2, 4, 8, or full page
• Auto precharge, includes concurrent auto precharge
and auto refresh modes
• Self refresh mode (not available on AAT devices)
• Refresh
– 64ms, 4096-cycle refresh (15.6µs/row)
(industrial)
– 16ms, 4096-cycle refresh (3.9µs/row)
(automotive)
• LVTTL-compatible inputs and outputs
• Single 3.3V ±0.3V power supply
• AEC-Q100
• PPAP submission
• 8D response time
Options Marking
• Configuration
– 8 Meg x 8 (2 Meg x 8 x 4 banks) 8M8
– 4 Meg x 16 (1 Meg x 16 x 4 banks) 4M16
• Write recovery (
t
WR)
–
t
WR = 2 CLK
1
A2
• Plastic package – OCPL
2
– 54-pin TSOP II (400 mil) TG
– 54-pin TSOP II (400 mil) Pb-free,
RoHS-compliant
P
– 54-ball VFBGA 8mm x 8mm
(x16 only)
F4
– 54-ball VFBGA 8mm x 16mm, Pb-
free, RoHS-compliant (x16 only)
B4
3
• Timing – cycle time
– 6ns @ CL = 3 (x16 only) -6A
– 7.5ns @ CL = 3 (PC133) -75
– 7.5ns @ CL = 2 (PC133) -7E
• Self refresh
– Standard None
– Low power L
• Operating temperature range
– Industrial (–40˚C to +85˚C) AIT
– Automotive (–40˚C to +105˚C) AAT
3
• Revision :J
Notes:
1. See Micron technical note TN-48-05 on
Micron's Web site.
2. Off-center parting line.
3. Contact Micron for availability.
Table 1: Key Timing Parameters
CL = CAS (READ) latency
Speed Grade
Clock
Frequency
Access Time
Setup Time Hold TimeCL = 2 CL = 3
-6A 167 MHz – 5.5ns 1.5ns 1ns
-7E 143 MHz – 5.4ns 1.5ns 0.8ns
-75 133 MHz – 5.4ns 1.5ns 0.8ns
-7E 133 MHz 5.4ns – 1.5ns 0.8ns
-75 100 MHz 6ns – 1.5ns 0.8ns
64Mb: x8, x16 SDRAM
Features
PDF: 09005aef84942e37
64mb_ait_aat_sdr.pdf - Rev. C 11/13 EN
1
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2011 Micron Technology, Inc. All rights reserved.
Products and specifications discussed herein are subject to change by Micron without notice.
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
