Web Analytics
Datasheet 搜索 > 接口芯片 > TI(德州仪器) > P82B96D 数据手册 > P82B96D 其他数据使用手册 1/33 页
P82B96D
器件3D模型
25.336
导航目录
P82B96D数据手册
Page:
of 33 Go
若手册格式错乱,请下载阅览PDF原文件
1. General description
The P82B96 is a bipolar IC that creates a non-latching, bidirectional, logic interface
between the normal I
2
C-bus and a range of other bus configurations. It can interface
I
2
C-bus logic signals to similar buses having different voltage and current levels.
For example, it can interface to the 350 µA SMBus, to 3.3 V logic devices, and to 15 V
levels and/or low-impedance lines to improve noise immunity on longer bus lengths.
It achieves this interface without any restrictions on the normal I
2
C-bus protocols or clock
speed. The IC adds minimal loading to the I
2
C-bus node, and loadings of the new bus or
remote I
2
C-bus nodes are not transmitted or transformed to the local node. Restrictions
on the number of I
2
C-bus devices in a system, or the physical separation between them,
are virtually eliminated. Transmitting SDA and SCL signals via balanced transmission
lines (twisted pairs) or with galvanic isolation (opto-coupling) is simple because separate
directional Tx and Rx signals are provided. The Tx and Rx signals may be directly
connected, without causing latching, to provide an alternative bidirectional signal line with
I
2
C-bus properties.
2. Features
n Bidirectional data transfer of I
2
C-bus signals
n Isolates capacitance allowing 400 pF on Sx/Sy side and 4000 pF on Tx/Ty side
n Tx/Ty outputs have 60 mA sink capability for driving low-impedance or high capacitive
buses
n 400 kHz operation over at least 20 meters of wire (see
AN10148
)
n Supply voltage range of 2 V to 15 V with I
2
C-bus logic levels on Sx/Sy side
independent of supply voltage
n Splits I
2
C-bus signal into pairs of forward/reverse Tx/Rx, Ty/Ry signals for interface
with opto-electrical isolators and similar devices that need unidirectional input and
output signal paths.
n Low power supply current
n ESD protection exceeds 3500 V HBM per JESD22-A114, 250 V DIP package, 400 V
SO package MM per JESD22-A115, and 1000 V CDM per JESD22-C101
n Latch-up free (bipolar process with no latching structures)
n Packages offered: DIP8, SO8 and TSSOP8
P82B96
Dual bidirectional bus buffer
Rev. 08 — 10 November 2009 Product data sheet

P82B96D 数据手册

TI(德州仪器)
34 页 / 1.34 MByte
TI(德州仪器)
33 页 / 0.17 MByte

P82B96 数据手册

TI(德州仪器)
双路双向总线缓冲器
Philips(飞利浦)
TI(德州仪器)
TEXAS INSTRUMENTS  P82B96DGKR  芯片, 缓冲器, 双向, 双路, VSSOP-8
NXP(恩智浦)
NXP  P82B96TD,118  芯片, 总线缓冲器, 2路输入, SOIC-8
NXP(恩智浦)
NXP  P82B96DP,118  芯片, 双路总线缓冲器, 8-TSSOP
TI(德州仪器)
TEXAS INSTRUMENTS  P82B96DR  芯片, 总线缓冲器, I?C
NXP(恩智浦)
NXP  P82B96TD,112  专用接口, I2C, SMBus, 2 V, 15 V, SOIC, 8 引脚
TI(德州仪器)
I²C/SMBus 集线器,缓冲器,转发器,Texas Instruments### I²C 总线I²C(发音为 I 平方 C),代表内部集成电路 此双线接口是多主机、多个从属设备、单端、串行计算机总线。 SMBus 是 I²C 子网。
TI(德州仪器)
TEXAS INSTRUMENTS  P82B96P.  芯片, 总线缓冲器, I?C
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件