Datasheet 搜索 > 微控制器 > Microchip（微芯） > PIC18F23K22T-I/MV 数据手册 > PIC18F23K22T-I/MV 其他数据使用手册 3/9 页
器件3D模型￥ 5.71
PIC18F23K22T-I/MV 其他数据使用手册 - Microchip（微芯）
制造商:
Microchip（微芯）
分类:
微控制器
封装:
UQFN-28
描述:
28 /40/ 44引脚，低功耗，高性能的微控制器采用nanoWatt XLP技术 28/40/44-Pin, Low-Power, High-Performance Microcontrollers with nanoWatt XLP Technology
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
PIC18F23K22T-I/MV数据手册
Page:
of 9 Go
若手册格式错乱，请下载阅览PDF原文件
2010-2015 Microchip Technology Inc. DS80000512J-page 3
PIC18(L)F23/24/43/44K22
Silicon Errata Issues
1. Module: Comparators
The CxSYNC controls are inoperative. The
comparator output (Cx) always bypasses the
Timer1 synchronization latch.
Work around
None.
Affected Silicon Revisions
2. Module: Clock Switching
When the FCMEN Configuration bit is set and the
IESO Configuration bit is not set, then a clock
failure during Sleep will not be detected.
Work around
The IESO Configuration bit must also be set when
the FCMEN Configuration bit is set.
Affected Silicon Revisions
3. Module: Power-on Reset (POR)
There may be transient current spikes on some
parts during power-up. If the application cannot
supply enough current to get past these transients,
then the part may become stuck in Reset.
Work around
Ensure that the application is capable of supplying
at least 30 mA of transient current during
power-up.
Affected Silicon Revisions
4. Module: Timer1/3/5 Gate
The Timer gate times cannot be resolved to the
two Least Significant timer bits when the source
frequency is FOSC (TMRxCS <1:0> = 01). This
is because the gate edges are synchronized with
the F
OSC/4 clock.
Work around
None.
Affected Silicon Revisions
Note: This document summarizes all silicon
errata issues from all revisions of silicon,
previous as well as current. Only the
issues indicated by the shaded column in
the following tables apply to the current
silicon revision (A2).
A1
A2
X
A1 A2
X
X
A1
A2
X
A1 A2
X
X
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
