Datasheet 搜索 > 微控制器 > Microchip（微芯） > PIC18F4553T-I/PT 数据手册 > PIC18F4553T-I/PT 其他数据使用手册 1/6 页
器件3D模型￥ 35.528
PIC18F4553T-I/PT 其他数据使用手册 - Microchip（微芯）
制造商:
Microchip（微芯）
分类:
微控制器
封装:
TQFP-44
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
电气规格在P2
导航目录
PIC18F4553T-I/PT数据手册
Page:
of 6 Go
若手册格式错乱，请下载阅览PDF原文件
© 2008 Microchip Technology Inc. DS80323D-page 1
PIC18F2458/2553/4458/4553
The PIC18F2458/2553/4458/4553 Rev. B5 parts you
have received conform functionally to the Device Data
Sheet (DS39887B), except for the anomalies
described below. Any Data Sheet Clarification issues
related to the PIC18F2458/2553/4458/4553 will be
reported in a separate Data Sheet errata. Please check
the Microchip web site for any existing issues.
The following silicon errata apply only to
PIC18F2458/2553/4458/4553 devices with these
Device/Revision IDs:
All of the issues listed here will be addressed in future
revisions of the PIC18F2458/2553/4458/4553 silicon.
1. Module: MSSP
In SPI Slave mode with slave select enabled
(SSPM<3:0> = 0100), the minimum time between
the falling edge of the SS pin and first SCK edge
is greater than specified in parameter 70
in Table 28-17 and Table 28-18 of the
“PIC18F2455/2550/4455/4550 Data Sheet”
(DS39632). The updated specification is shown in
bold in Table 1.
The minimum time between SS
pin low and an
SSPBUF write is also 3 T
CY. If the falling edge of
the SS
pin occurs greater than 3 TCY, before the
first SCK edge or loading SSPBUF, the peripheral
will function correctly. Also, if SSPBUF is written
prior to the SS
pin going low, the peripheral will
function correctly.
Work around
None.
Date Codes that pertain to this issue:
All engineering and production devices.
TABLE 1: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING)
Note: The “PIC18F2458/2553/4458/4553 Data
Sheet” is supplemented by the
“PIC18F2455/2550/4455/4550 Data Sheet”
(DS39632). PIC18F2458/2553/4458/4553
features and specifications that are
shared with the PIC18F2455/2550/4455/
4550 devices are documented in
the “PIC18F2455/2550/4455/4550 Data
Sheet”.
Part Number Device ID Revision ID
PIC18F2458 10 1010 011 0 0101
PIC18F2553 10 1010 010 0 0101
PIC18F4458 10 1010 001 0 0101
PIC18F4553 10 1010 000 0 0101
The Device IDs (DEVID1 and DEVID2) are located at
addresses 3FFFFEh:3FFFFFh in the device’s
configuration space. They are shown in hexadecimal
in the format “DEVID2 DEVID1”.
Param
No.
Symbol Characteristic Min Max Units Conditions
70 T
SSL2SCH,
T
SSL2SCL
SS
↓ to SCK ↓ or SCK ↑ Input 3TCY —ns
PIC18F2458/2553/4458/4553 Rev. B5 Silicon Errata
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
