Datasheet 搜索 > 8位微控制器 > Microchip（微芯） > PIC18F8723-I/PT 数据手册 > PIC18F8723-I/PT 其他数据使用手册 2/6 页
器件3D模型￥ 134.065
PIC18F8723-I/PT 其他数据使用手册 - Microchip（微芯）
制造商:
Microchip（微芯）
分类:
8位微控制器
封装:
TQFP-80
描述:
MICROCHIP PIC18F8723-I/PT 微控制器, 8位, 闪存, PIC18F8xxx, 40 MHz, 128 KB, 1 KB, 80 引脚, TQFP
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
PIC18F8723-I/PT数据手册
Page:
of 6 Go
若手册格式错乱，请下载阅览PDF原文件
PIC18F6623/6723/8623/8723
DS80342B-page 2 2010 Microchip Technology Inc.
4. Module: MSSP (I
2
C™ Master)
If the module is in I
2
C Master mode and the slave
performs clock stretching, the first clock pulse after
the slave releases the SCL line may be narrower
than the configured clock width. This may result in
the slave missing the first clock in the next
transmission/reception.
Work around
If the module is in I
2
C Master mode, do not have
the slave perform clock stretching. Alternately, the
master can slow down the SCL clock frequency to
a level where the slave can detect the narrowed
clock pulse.
Date Codes that pertain to this issue:
All engineering and production devices.
5. Module: Enhanced Universal
Synchronous Asynchronous
(EUSART)
In rare situations when interrupts are enabled,
unexpected results may occur if:
• The EUSART is disabled (the SPEN
(RCSTAx <7>) bit = 0)
• The EUSART is re-enabled (RCSTAx <7> = 1)
• A two-cycle instruction is executed
Work around
Add a 2-TCY delay after re-enabling the EUSART.
1. Disable the receive interrupts:
• For RCSTA1 – RC1IE bit (PIE1<5>) = 0
• For RCSTA2 – RC2IE bit (PIE3<5>) = 0
2. Disable the EUSART:
• For RCSTA1 – SPEN bit (RCSTA1<7>) = 0
• For RCSTA2 – SPEN bit (RCSTA2<7>) = 0
3. Re-enable the EUSART (RCSTAx <7> = 1).
(See Step 1.)
4. Re-enable the receive interrupts:
• For RCSTA1 – RC1IE bit (PIE1<5>) = 1
• For RCSTA2 – RC2IE bit (PIE3<5>) = 1
(This is the first T
CY delay.)
5. Execute a NOP instruction.
(This is the second T
CY delay.)
Date Codes that pertain to this issue:
All engineering and production devices.
6. Module: Timer1
When Timer1 is running on the Timer1 oscillator, if
Sleep mode is executed immediately after loading
Timer 1 with 0xFFFF, the Timer1 interrupt will not
get set on the first overflow from 0xFFFF to
0x0000.
All subsequent overflows, from 0xFFFF to 0x0000,
will work correctly.
Work around
None.
Date Codes that pertain to this issue:
All engineering and production devices.
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
