Web Analytics
Datasheet 搜索 > Realtek(瑞煜) > RTL8201BL-LF 数据手册 > RTL8201BL-LF 产品手册 1/29 页
RTL8201BL-LF
器件3D模型
43.814
导航目录
  • 引脚图在P4P5
  • 原理图在P3
  • 封装尺寸在P28
  • 功能描述在P2P14
  • 技术参数、封装参数在P21P27
  • 电气规格在P21
RTL8201BL-LF数据手册
Page:
of 29 Go
若手册格式错乱,请下载阅览PDF原文件
RTL8201BL
2002-03-29 Rev.1.2
1
REALTEK SINGLE CHIP
SINGLE PORT 10/100M
FAST ETHERNET PHYCEIVER
RTL8201BL
1. Features...........................................................................2
2. General Description.......................................................2
3. Block Diagram................................................................3
4. Pin Assignments.............................................................4
5. Pin Description...............................................................5
5.1 100 Mbps MII & PCS Interface ................................ 5
5.2 SNI (Serial Network Interface): 10Mbps only .......... 5
5.3 Clock Interface .......................................................... 6
5.4 100Mbps Network Interface...................................... 6
5.5 Device Configuration Interface................................. 6
5.6 LED Interface/PHY Address Config......................... 7
5.7 Reset and other pins .................................................. 7
5.8 Power and Ground pins ............................................. 7
6. Register Descriptions.....................................................8
6.1 Register 0 Basic Mode Control Register ................... 8
6.2 Register 1 Basic Mode Status Register ..................... 9
6.3. Register 2 PHY Identifier Register 1 ....................... 9
6.4. Register 3 PHY Identifier Register 2 ....................... 9
6.5. Register 4 Auto-negotiation Advertisement
Register(ANAR) ........................................................... 10
6.6 Register 5 Auto-Negotiation Link Partner Ability
Register(ANLPAR) ....................................................... 10
6.7 Register 6 Auto-negotiation Expansion
Register(ANER)............................................................ 11
6.8 Register 16 Nway Setup Register(NSR) ................. 11
6.9 Register 17 Loopback, Bypass, Receiver Error Mask
Register(LBREMR) ...................................................... 12
6.10 Register 18 RX_ER Counter(REC)....................... 12
6.11 Register 19 10Mbps Network Interface Configuration Register... 12
6.12 Register 20 PHY 1_1 Register .............................. 13
6.13 Register 21 PHY 1_2 Register .............................. 13
6.14 Register 22 PHY 2 Register .................................. 13
6.15 Register 23 Twister_1 Register ............................. 13
6.16 Register 24 Twister_2 Register ............................. 13
6.17 Register 25 Test Register....................................... 13
7. Functional Description ................................................14
7.1 MII and Management Interface............................... 14
7.1.1 Data Transition ................................................ 14
7.1.2 Serial Management.......................................... 14
7.2 Auto-negotiation and Parallel Detection ................. 15
7.3 Flow control support............................................... 16
7.4 Hardware Configuration and Auto-negotiation................. 16
7.5 LED and PHY Address Configuration.................... 17
7.6 Serial Network Interface ......................................... 17
7.7 Power Down, Link Down, Power Saving, and Isolation Modes ... 18
7.8 Media Interface....................................................... 18
7.8.1 100Base TX..................................................... 18
7.8.2 100Base-FX Fiber Mode Operation ................ 18
7.8.3 10Base Tx/Rx.................................................. 19
7.9 Repeater Mode Operation ....................................... 19
7.10 Reset, and Transmit Bias(RTSET) ........................ 19
7.11 3.3V power supply and voltage conversion circuit 19
7.12 Far End Fault Indication (FEFI)............................ 20
8. Electrical Characteristics............................................ 21
8.1 D.C. Characteristics ................................................ 21
8.1.1. Absolute Maximum Ratings........................... 21
8.1.2. Operating Conditions ..................................... 21
8.1.3. Power Dissipation........................................... 21
8.1.4 Supply Voltage: Vcc........................................ 21
8.2 A.C. Characteristics ................................................ 22
8.2.1 MII Timing of Transmission Cycle ................. 22
8.2.2 MII Timing of Reception Cycle ...................... 23
8.2.3 SNI Timing of Transmission Cycle ................. 24
8.2.4 SNI Timing of Reception Cycle ...................... 25
8.2.5 MDC/MDIO timing......................................... 26
8.2.6 Transmission Without Collision ...................... 26
8.2.7 Reception Without Error ................................. 26
8.3 Crystal and Transformer Specifications.................. 27
8.3.1 Crystal Specifications...................................... 27
8.3.2 Transformer Specifications.............................. 27
9. Mechanical Dimensions............................................... 28
10. Revision History......................................................... 29

RTL8201BL-LF 数据手册

Realtek(瑞煜)
36 页 / 0.69 MByte
Realtek(瑞煜)
29 页 / 0.32 MByte

RTL8201 数据手册

Realtek(瑞煜)
RTL8201F-VB-CG 托盘
Realtek(瑞煜)
RTL8201CP-VD-LF 托盘
Realtek(瑞煜)
Realtek(瑞煜)
Realtek(瑞煜)
RTL8201BL-LF 托盘
Realtek(瑞煜)
RTL8201 系列 25 Mhz 单端口 10/100M 快速 以太网 物理层收发器 - LQFP48
Realtek(瑞煜)
Realtek(瑞煜)
WIZnet
WIZnet 系列嵌套以太网控制器芯片, 包括如下组件: RTL8201CP-VD-LF 是带有 MII(介质无关接口)/ SNI(串行网络接口)的单芯片/单端口物理层收发器,执行所有的 10/100M 以太网物理层功能。 PECL 接口支持外部 100Base-FX 光纤收发器连接 W3100ALF 是一个完全硬连线 TCP/IP 堆栈,支持 TCP、UDP、IP、ARP、ICMP、 MAC 互联网协议。 主要特性包括令人惊奇的协议处理速度(取决于 MCU);8051(最大 1Mbps)、AVR(最大 8 Mbps)、ARM7(最大 21Mbps) W3150A+ 是一个完全硬连线 TCP/IP 堆栈,支持 ADSL 连接(利用 PPPoE)以及 TCP、UDP、IP、ARP、ICMP、IGMP、PPPoE 和 MAC 协议。 主要特性包括高通量速度;8051(最大 1Mbps)、AVR(最大 8Mbps)、 ARM7(最大 21Mbps)和 10/100 Base-T 以太网(自动检测)支持 W5100 是一个完全硬连线 TCP/IP 堆栈,支持 TCP、UDP、ICMP、IPv4 ARP、IGMP、PPPoE 协议。 主要特性包括 10BaseT/100BaseTX 以太网 MAC/PHY 嵌套支持和 ADSL 连接(通过具有 PAP/CHAP 验证模式的 PPPoE 协议) W5300 设计用于 Internet 嵌入式应用程序。 完整的硬件逻辑将 10/100 以太网控制器、MAC 和 TCP/IP 与通信协议(例如 TCP、UDP、IPv4、ICMP、IGMP、ARP 和 PPPoE)集成。 数据通信内存扩展为 128K 字节,且支持 16 位总线接口。 接口模块
Realtek(瑞煜)
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件