Datasheet 搜索 > ST Microelectronics（意法半导体） > STM32F401RET6JTR 数据手册 > STM32F401RET6JTR 其他数据使用手册 1/2 页
￥ 25.915
STM32F401RET6JTR 其他数据使用手册 - ST Microelectronics（意法半导体）
制造商:
ST Microelectronics（意法半导体）
封装:
QFP
描述:
ARM Cortex-M4 84MHz 闪存：512K@x8bit RAM：96KB
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
原理图在P2
导航目录
STM32F401RET6JTR数据手册
Page:
of 2 Go
若手册格式错乱，请下载阅览PDF原文件
STM32F401/10/11/12/13
High-performance Access lines
STM32F4 Access lines: performance, less dynamic power,
highintegration, and rich connectivity for cost-conscious applications
STM32 F4
www.st.com/stm32f4
• Up to 4x I²C up to 1 Mbits/s
• 1x SDIO up to 48 MHz and available on all
packages
1
• 1x USB 2.0 OTG full speed
1
• Up to 2x full-duplex and 3x simplex I²S up
to 32-bit/192 kHz
• Up to 3x CAN (2.0B Active)
• 12-bit ADC reaching 2.4 MSPS
• Up to 2x 12-bit DAC²
• True random number generator
2
• Up to 18x 16- and 32-bit timers running at
up to 100 MHz
• Flexible external static memory controller
with up to 16-bit data bus: SRAM, PSRAM,
NOR Flash memory
3
• Dual mode Quad-SPI interface
3
• LCD parallel interface, 8080/6800 modes
3
• Up to 6x PDM interfaces, stereo
microphone support
3
Notes:
1. except STM32F410
2. on STM32F410, F412 and F413
3. on STM32F412 and F413
4. STM32F423: HW AES encryption (128-/256-bit) version
STILL AN STM32F4!
The STM32F4 Access lines,
made of STM32F401, STM32F410,
STM32F411, STM32F412 and
STM32F413
4
MCUs, are the entry
level devices of the STM32F4
series that target cost-conscious
applications. They are the right
proposal when you reach the
limits of your Cortex-M0+/ M3
designs and look for more
performance and integration.
These lines implement STM32
Dynamic Efciency™ technology
and solve the challenge of
offering less dynamic power and
more performance with high
integration and lower cost.
With a new Batch Acquisition
Mode (BAM) that optimizes
power consumption during
sensor data batching, the
STM32F4 Access lines take
Dynamic Efciency to a new level.
PERFORMANCE
Up to 100 MHz f
CPU
delivering 125DMIPS/
339 CoreMark performance executing from
Flash memory, with 0-wait states using ST’s
ART Accelerator™.
The DSP instructions and the oating point
unit enhance the overall processing.
POWER EFFICIENCY
ST’s 90-nm process, ART Accelerator and
dynamic power scaling enables the current
consumption when executing from Flash
memory to be as low as 89 µA/MHz. In Stop
mode, the power consumption can be as low
as 6 µA.
INTEGRATION
STM32F4 Access lines devices carry from
128Kbytes to 1.5 Mbyte of Flash memory
and up to 320Kbytes of SRAM.
Available packages range from 36 to
144pins.
• 10x USARTs up to 12.5 Mbits/s
• Up to 5x SPI (mixed with I
2
S) up to
50Mbit/s
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
