Web Analytics
Datasheet 搜索 > DSP数字信号处理器 > TI(德州仪器) > TMS320C6748AZWT3 数据手册 > TMS320C6748AZWT3 其他数据使用手册 6/56 页
TMS320C6748AZWT3
器件3D模型
171.961
导航目录
TMS320C6748AZWT3数据手册
Page:
of 56 Go
若手册格式错乱,请下载阅览PDF原文件
Silicon Revision 2.3 Usage Notes and Known Design Exceptions to Functional Specifications
www.ti.com
In addition to using an external clock source, several other board and software recommendations specific
to this device can improve system-level ESD immunity:
The OSCIN and OSCVSS (and OSCOUT, if used) should be routed as short as possible to reduce
their ability to pick up EMI noise.
Route the OSCIN signal on inner board layers where it is shield by power and ground planes.
Disable the DLL REFCLK signal in the DDR EMIF PHY. This prevents the DLL used by the DDR PHY
from dynamically tracking glitches on the input clock. This can be done after normal DDR initialization
by setting the following bit in the DDR PHY Control Register (0xB00000E4):
// Configure DDR PLL
Set_DDRPLL_150MHz();
// Configure DDR timings
DEVICE_DDR2Config(150);
// Minimum 600 MCLK cycle delay (allow master DLL to lock)
Delay_600();
// Perform dummy DDR read
volatile unsigned int k=0;
...
k = *(volatile unsigned int*) (0xC0000000);
// Disable DLL REFCLK
DRPYC1R |= 0x00002000;
The processor should be provided as much power supply decoupling as is practical and placed as
close to the processor as possible.
Follow the entire DDR interface implementation requirements in the device datasheet.
Implement the PLL filtering circuits shown in the device datasheet.
These recommendations are in addition to standard methods for increasing system ESD immunity, such
as using shielding enclosures, proper grounding and PCB stackup, and ESD protection circuitry.
6
TMS320C6748 Fixed- and Floating-Point DSP Silicon Revisions 2.3, 2.1, 2.0, SPRZ303HJune 2009Revised March 2014
1.1 and 1.0
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated

TMS320C6748AZWT3 数据手册

TI(德州仪器)
275 页 / 2.06 MByte
TI(德州仪器)
1790 页 / 9.77 MByte
TI(德州仪器)
56 页 / 0.56 MByte

TMS320C6748 数据手册

TI(德州仪器)
TEXAS INSTRUMENTS  TMS320C6748EZWT4  芯片, 数字信号处理器, 浮点, 32位, 456MHZ, NFBGA-361
TI(德州仪器)
TEXAS INSTRUMENTS  TMS320C6748BZWT4  芯片, 数字信号处理器, 定点/浮点, 361NFBGA
TI(德州仪器)
TEXAS INSTRUMENTS  TMS320C6748EZWTD4  芯片, 数字信号处理器, 浮点, 32位, 456MHZ, NFBGA-361
TI(德州仪器)
低功耗 C674x 浮点 DSP- 456MHz、SATA 361-NFBGA -40 to 105
TI(德州仪器)
低功耗 C674x 浮点 DSP- 456MHz、SATA 361-NFBGA -40 to 90
TI(德州仪器)
低功耗 C674x 浮点 DSP- 456MHz、SATA 361-NFBGA 0 to 90
TI(德州仪器)
低功耗 C674x 浮点 DSP- 456MHz、SATA 361-NFBGA 0 to 90
TI(德州仪器)
低功耗 C674x 浮点 DSP- 456MHz、SATA 361-NFBGA -40 to 90
TI(德州仪器)
TMS320C6748定点和浮点DSP TMS320C6748 Fixed- and Floating-Point DSP
TI(德州仪器)
TEXAS INSTRUMENTS  TMS320C6748EZWTA3E  芯片, 数字信号处理器, 浮点, 32位, 375MHZ, NFBGA-361
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件