Datasheet 搜索 > 微控制器 > Microchip(微芯) > ATMEGA32U4-MUR 数据手册 > ATMEGA32U4-MUR 用户编程技术手册 1/412 页


¥ 59.011
ATMEGA32U4-MUR 用户编程技术手册 - Microchip(微芯)
制造商:
Microchip(微芯)
分类:
微控制器
封装:
QFN-44
描述:
ATMEGA32U4-MUR 编带
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
引脚图在P3P5P62P138P139P142P144P147Hot
典型应用电路图在P240
原理图在P4P9P60P85P86P87P89P102P107P108P110P111
型号编码规则在P395P396P403
封装信息在P397
技术参数、封装参数在P358
应用领域在P37P46P58P59P314P317P329P330P412
电气规格在P60P239P358P403
导航目录
ATMEGA32U4-MUR数据手册
Page:
of 412 Go
若手册格式错乱,请下载阅览PDF原文件

Atmel-7766H-USB-ATmega16U4_32U4-Datasheet_092014
Features
• High Performance, Low Power AVR
®
8-Bit Microcontroller
• Advanced RISC Architecture
– 135 Powerful Instructions – Most Single Clock Cycle Execution
– 32 x 8 General Purpose Working Registers
– Fully Static Operation
– Up to 16 MIPS Throughput at 16MHz
– On-Chip 2-cycle Multiplier
• Non-volatile Program and Data Memories
– 16/32KB of In-System Self-Programmable Flash (ATmega16U4/ATmega32U4)
– 1.25/2.5KB Internal SRAM (ATmega16U4/ATmega32U4)
– 512Bytes/1KB Internal EEPROM (ATmega16U4/ATmega32U4)
– Write/Erase Cycles: 10,000 Flash/100,000 EEPROM
– Data retention: 20 years at 85°C/ 100 years at 25°C
(1)
– Optional Boot Code Section with Independent Lock Bits
In-System Programming by On-chip Boot Program
True Read-While-Write Operation
Parts using external XTAL clock are pre-programed with a default USB bootloader
– Programming Lock for Software Security
• JTAG (IEEE
®
std. 1149.1 compliant) Interface
– Boundary-scan Capabilities According to the JTAG Standard
– Extensive On-chip Debug Support
– Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
• USB 2.0 Full-speed/Low Speed Device Module with Interrupt on Transfer Completion
– Complies fully with Universal Serial Bus Specification Rev 2.0
– Supports data transfer rates up to 12Mbit/s and 1.5Mbit/s
– Endpoint 0 for Control Transfers: up to 64-bytes
– Six Programmable Endpoints with IN or Out Directions and with Bulk, Interrupt or
Isochronous Transfers
– Configurable Endpoints size up to 256 bytes in double bank mode
– Fully independent 832 bytes USB DPRAM for endpoint memory allocation
– Suspend/Resume Interrupts
– CPU Reset possible on USB Bus Reset detection
– 48MHz from PLL for Full-speed Bus Operation
– USB Bus Connection/Disconnection on Microcontroller Request
– Crystal-less operation for Low Speed mode
• Peripheral Features
– On-chip PLL for USB and High Speed Timer: 32 up to 96MHz operation
– One 8-bit Timer/Counter with Separate Prescaler and Compare Mode
ATmega16U4/ATmega32U4
8-bit Microcontroller with 16/32 Bytes of ISP Flash and
USB Controller
DATASHEET
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件