Datasheet 搜索 > 微控制器 > Cypress Semiconductor（赛普拉斯） > CY8C4014LQI-422T 数据手册 > CY8C4014LQI-422T 用户编程技术手册 1/34 页
器件3D模型￥ 3.966
CY8C4014LQI-422T 用户编程技术手册 - Cypress Semiconductor（赛普拉斯）
制造商:
Cypress Semiconductor（赛普拉斯）
分类:
微控制器
封装:
QFN-24
描述:
ARM MCU微控制单元, PSOC 4, PSOC 4 Family CY8C40xx Series Microcontrollers, ARM 皮质-M0, 32位, 16 MHz, 16 KB
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
引脚图在P7P8P11Hot
原理图在P4
封装尺寸在P26P28
型号编码规则在P23
封装信息在P23P25
焊接温度在P25
功能描述在P1
技术参数、封装参数在P14P15P16P17P18P19P20P21P22
应用领域在P1
电气规格在P14
导航目录
CY8C4014LQI-422T数据手册
Page:
of 34 Go
若手册格式错乱，请下载阅览PDF原文件
PSoC
®
4: PSoC 4000 Family
Datasheet
Programmable System-on-Chip (PSoC
®
)
Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600
Document Number: 001-89638 Rev. *E Revised May 26, 2015
General Description
PSoC
®
4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an
ARM
®
Cortex™-M0 CPU. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. The
PSoC 4000 product family is the smallest member of the PSoC 4 platform architecture. It is a combination of a microcontroller with
standard communication and timing peripherals, a capacitive touch-sensing system (CapSense) with best-in-class performance, and
general-purpose analog. PSoC 4000 products will be fully upward compatible with members of the PSoC 4 platform for new applica-
tions and design needs.
Features
32-bit MCU Subsystem
■ 16-MHz ARM Cortex-M0 CPU
■ Up to 16 KB of flash with Read Accelerator
■ Up to 2 KB of SRAM
Programmable Analog
■ Two current DACs (IDACs) for general-purpose or capacitive
sensing applications
■ One low-power comparator with internal reference
Low Power 1.71-V to 5.5-V operation
■ Deep Sleep mode with wake-up on interrupt and I
2
C address
detect
Capacitive Sensing
■ Cypress CapSense Sigma-Delta (CSD) provides best-in-class
signal-to-noise ratio (SNR) and water tolerance
■ Cypress-supplied software component makes capacitive
sensing design easy
■ Automatic hardware tuning (SmartSense™) over a sensor
range of 5 pF to 45 pF
Serial Communication
■ Multi-master I
2
C block with the ability to do address matching
during Deep Sleep and generate a wake-up on match
Timing and Pulse-Width Modulation
■ One 16-bit timer/counter/pulse-width modulator (TCPWM)
block
■ Center-aligned, Edge, and Pseudo-Random modes
■ Comparator-based triggering of Kill signals for motor drive and
other high-reliability digital logic applications
Up to 20 Programmable GPIO Pins
■ 28-pin SSOP, 24-pin QFN, 16-pin SOIC, 16-pin QFN, 16 ball
WLCSP, and 8-pin SOIC packages
■ GPIO pins on Ports 0, 1, and 2 can be CapSense or have other
functions
■ Drive modes, strengths, and slew rates are programmable
PSoC Creator Design Environment
■ Integrated Development Environment (IDE) provides
schematic design entry and build (with analog and digital
automatic routing)
■ Applications Programming Interface (API) component for all
fixed-function and programmable peripherals
Industry-Standard Tool Compatibility
■ After schematic entry, development can be done with
ARM-based industry-standard development tools
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
