Web Analytics
Datasheet 搜索 > Lattice Semiconductor(莱迪思) > LC4032V-75TN48CACY 数据手册 > LC4032V-75TN48CACY 用户编程技术手册 1/99 页
LC4032V-75TN48CACY
30.078
导航目录
  • 原理图在P3
  • 型号编码规则在P74
  • 封装信息在P74P86
  • 技术参数、封装参数在P15P39
  • 电气规格在P16P20
LC4032V-75TN48CACY数据手册
Page:
of 99 Go
若手册格式错乱,请下载阅览PDF原文件
www.latticesemi.com 1 DS1020_23.1
ispMACH
4000V/B/C/Z Family
3.3V/2.5V/1.8V In-System Programmable
SuperFAST
High Density PLDs
May 2009 Data Sheet DS1020
®
TM
© 2009 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
Features
High Performance
•f
MAX
= 400MHz maximum operating frequency
•t
PD
= 2.5ns propagation delay
Up to four global clock pins with programmable
clock polarity control
Up to 80 PTs per output
Ease of Design
Enhanced macrocells with individual clock,
reset, preset and clock enable controls
Up to four global OE controls
Individual local OE control per I/O pin
Excellent First-Time-Fit
TM
and refit
Fast path, SpeedLocking
TM
Path, and wide-PT
path
Wide input gating (36 input logic blocks) for fast
counters, state machines and address decoders
Zero Power (ispMACH 4000Z) and Low
Power (ispMACH 4000V/B/C)
Typical static current 10µA (4032Z)
Typical static current 1.3mA (4000C)
1.8V core low dynamic power
ispMACH 4000Z operational down to 1.6V V
CC
Broad Device Offering
Multiple temperature range support
– Commercial: 0 to 90°C junction (T
j
)
– Industrial: -40 to 105°C junction (T
j
)
– Extended: -40 to 130°C junction (T
j
)
For AEC-Q100 compliant devices, refer to
LA-ispMACH 4000V/Z Automotive Data Sheet
Easy System Integration
Superior solution for power sensitive consumer
applications
Operation with 3.3V, 2.5V or 1.8V LVCMOS I/O
Operation with 3.3V (4000V), 2.5V (4000B) or
1.8V (4000C/Z) supplies
5V tolerant I/O for LVCMOS 3.3, LVTTL, and PCI
interfaces
Hot-socketing
Open-drain capability
Input pull-up, pull-down or bus-keeper
Programmable output slew rate
3.3V PCI compatible
IEEE 1149.1 boundary scan testable
3.3V/2.5V/1.8V In-System Programmable
(ISP™) using IEEE 1532 compliant interface
I/O pins with fast setup path
Lead-free package options
Table 1. ispMACH 4000V/B/C Family Selection Guide
ispMACH
4032V/B/C
ispMACH
4064V/B/C
ispMACH
4128V/B/C
ispMACH
4256V/B/C
ispMACH
4384V/B/C
ispMACH
4512V/B/C
Macrocells 32 64 128 256 384 512
I/O + Dedicated Inputs 30+2/32+4 30+2/32+4/
64+10
64+10/92+4/
96+4
64+10/96+14/
128+4/160+4
128+4/192+4 128+4/208+4
t
PD
(ns) 2.52.52.73.03.53.5
t
S
(ns) 1.81.81.82.02.02.0
t
CO
(ns) 2.22.22.72.72.72.7
f
MAX
(MHz) 400 400 333 322 322 322
Supply Voltages (V) 3.3/2.5/1.8V 3.3/2.5/1.8V 3.3/2.5/1.8V 3.3/2.5/1.8V 3.3/2.5/1.8V 3.3/2.5/1.8V
Pins/Package 44 TQFP
48 TQFP
44 TQFP
48 TQFP
100 TQFP 100 TQFP
128 TQFP
144 TQFP
1
100 TQFP
144 TQFP
1
176 TQFP
256 ftBGA
2
/
fpBGA
2, 3
176 TQFP
256 ftBGA/
fpBGA
3
176 TQFP
256 ftBGA/
fpBGA
3
1. 3.3V (4000V) only.
2. 128-I/O and 160-I/O configurations.
3. Use 256 ftBGA package for all new designs. Refer to PCN#14A-07 for 256 fpBGA package discontinuance.

LC4032V-75TN48CACY 数据手册

Lattice Semiconductor(莱迪思)
99 页 / 0.74 MByte

LC4032V75TN48 数据手册

Lattice Semiconductor(莱迪思)
LATTICE SEMICONDUCTOR  LC4032V-75TN48C  可编程逻辑芯片, CPLD, 32宏单元, 3.3V, ISPMACH, 48TQFP
Lattice Semiconductor(莱迪思)
ispMACH4000V 系列 32 宏单元 32 I/O 3.6V SuperFAST 高密度 PLD-TQFP-48
Lattice Semiconductor(莱迪思)
CPLD - 复杂可编程逻辑器件 PROGRAMMABLE SUPER FAST HI DENSITY PLD
Lattice Semiconductor(莱迪思)
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件