Datasheet 搜索 > 微控制器 > Microchip（微芯） > PIC18F6722-I/PT 数据手册 > PIC18F6722-I/PT 用户编程技术手册 6/44 页
器件3D模型￥ 129.316
PIC18F6722-I/PT 用户编程技术手册 - Microchip（微芯）
制造商:
Microchip（微芯）
分类:
微控制器
封装:
TQFP-64
描述:
MICROCHIP PIC18F6722-I/PT 微控制器, 8位, 闪存, PIC18F, 40 MHz, 128 KB, 3.84 KB, 64 引脚, TQFP
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
引脚图在P1Hot
电气规格在P40P41
导航目录
PIC18F6722-I/PT数据手册
Page:
of 44 Go
若手册格式错乱，请下载阅览PDF原文件
PIC18F872X FAMILY
DS39643C-page 6 © 2009 Microchip Technology Inc.
In addition to the code memory space, there are three
blocks in the configuration and ID space that are
accessible to the user through table reads and table
writes. Their locations in the memory map are shown in
Figure 2-5.
Users may store identification information (ID) in eight
ID registers. These ID registers are mapped in
addresses, 200000h through 200007h. The ID loca-
tions read out normally, even after code protection is
applied.
Locations, 300000h through 30000Dh, are reserved for
the Configuration bits. These bits select various device
options and are described in Section 5.0 “Configura-
tion Word”. These Configuration bits read out normally,
even after code protection.
Locations, 3FFFFEh and 3FFFFFh, are reserved for
the device ID bits. These bits may be used by the
programmer to identify what device type is being pro-
grammed and are described in Section 5.0 “Configu-
ration Word”. These device ID bits read out normally,
even after code protection.
2.3.1 MEMORY ADDRESS POINTER
Memory in the address space, 0000000h to 3FFFFFh,
is addressed via the Table Pointer register, which is
comprised of three Pointer registers:
• TBLPTRU, at RAM address 0FF8h
• TBLPTRH, at RAM address 0FF7h
• TBLPTRL, at RAM address 0FF6h
The 4-bit command, ‘0000’ (core instruction), is used to
load the Table Pointer prior to using many read or write
operations.
TBLPTRU TBLPTRH TBLPTRL
Addr[21:16] Addr[15:8] Addr[7:0]
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
