Datasheet 搜索 > EEPROM芯片 > Microchip（微芯） > 24C02C-I/SN 数据手册 > 24C02C-I/SN 其他数据使用手册 5/37 页
器件3D模型￥ 2.616
24C02C-I/SN 其他数据使用手册 - Microchip（微芯）
制造商:
Microchip（微芯）
分类:
EEPROM芯片
封装:
SOIC-8
描述:
MICROCHIP 24C02C-I/SN EEPROM, 2 Kbit, 256K x 8位, 400 kHz, I2C, SOIC, 8 引脚
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
导航目录
24C02C-I/SN数据手册
Page:
of 37 Go
若手册格式错乱，请下载阅览PDF原文件
1997-2012 Microchip Technology Inc. DS21201K-page 5
24C01C
2.0 PIN DESCRIPTIONS
The descriptions of the pins are listed in Tab l e 2- 1.
TABLE 2-1: PIN FUNCTION TABLE
2.1 SDA Serial Data
This is a bidirectional pin used to transfer addresses
and data into and data out of the device. It is an open
drain terminal; therefore, the SDA bus requires a pull-
up resistor to V
CC (typical 10 k for 100 kHz, 2 k for
400 kHz).
For normal data transfer SDA is allowed to change only
during SCL low. Changes during SCL high are
reserved for indicating the Start and Stop conditions.
2.2 SCL Serial Clock
This input is used to synchronize the data transfer from
and to the device.
2.3 A0, A1, A2
The levels on these inputs are compared with the
corresponding bits in the slave address. The chip is
selected if the compare is true.
Up to eight 24C01C devices may be connected to the
same bus by using different Chip Select bit combina-
tions. These inputs must be connected to either V
CC or
V
SS.
For the SOT-23 devices up to four devices may be con-
nected to the same bus using different Chip Select bit
combinations.
In most applications, the chip address inputs A0, A1
and A2 are hard-wired to logic ‘0’ or logic ‘1’. For
applications in which these pins are controlled by a
microcontroller or other programmable device, the chip
address pins must be driven to logic ‘0’ or logic ‘1’
before normal device operation can proceed.
2.4 Test
This pin is utilized for testing purposes only. It may be
tied high, tied low or left floating.
2.5 Noise Protection
The 24C01C employs a VCC threshold detector circuit
which disables the internal erase/write logic if the V
CC
is below 3.8 volts at nominal conditions.
The SCL and SDA inputs have Schmitt Trigger and
filter circuits which suppress noise spikes to assure
proper device operation even on a noisy bus.
Name
8-pin
PDIP
8-pin
SOIC
8-pin
TSSOP
8-pin
MSOP
8-pin
DFN/TDFN
SOT-23 Function
A0 1 1 1 1 1 5 Chip Select
A1 2 2 2 2 2 4 Chip Select
A2 3 3 3 3 3 — Chip Select
V
SS 444 4 4 2Ground
SDA 5 5 5 5 5 3 Serial Data
SCL 6 6 6 6 6 1 Serial Clock
Test 777 7 7 —Test
V
CC 8 8 8 8 8 6 +4.5V to 5.5V Power Supply
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
