Datasheet 搜索 > EEPROM芯片 > Microchip（微芯） > 24LC024T-I/ST 数据手册 > 24LC024T-I/ST 其他数据使用手册 4/23 页
器件3D模型￥ 2.915
24LC024T-I/ST 其他数据使用手册 - Microchip（微芯）
制造商:
Microchip（微芯）
分类:
EEPROM芯片
封装:
TSSOP-8
描述:
24LC024 系列 2 Kb 2.5 V 串行 I2C 总线 TSSOP-8 EEPROM 工业温度 卷盘包装
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
引脚图在P4Hot
标记信息在P11
封装信息在P11P19
功能描述在P4
导航目录
24LC024T-I/ST数据手册
Page:
of 23 Go
若手册格式错乱，请下载阅览PDF原文件
24AA014/24LC014
DS21809B-page 4 2003 Microchip Technology Inc.
2.0 PIN DESCRIPTIONS
2.1 SDA Serial Data
This is a bidirectional pin used to transfer addresses
and data into and out of the device. It is an open drain
terminal. Therefore, the SDA bus requires a pull-up
resistor to V
CC (typical 10 kΩ for 100 kHz, 2 kΩ for
400 kHz).
For normal data transfer SDA is allowed to change only
during SCL low. Changes during SCL high are
reserved for indicating the Start and Stop conditions.
2.2 SCL Serial Clock
The SCL input is used to synchronize the data transfer
to and from the device.
2.3 A0, A1, A2
The levels on the inputs A0, A1 and A2 are compared
with the corresponding bits in the slave address. The
chip is selected if the compare is true.
Up to eight 24AA014/24LC014 devices may be
connected to the same bus by using different Chip
Select bit combinations. These inputs must be
connected to either V
CC or VSS.
2.4 WP
WP is the hardware write-protect pin. It must be tied to
V
CC or VSS. If tied to VCC, the hardware write protection
is enabled. If the WP pin is tied to V
SS the hardware
write protection is disabled.
2.5 Noise Protection
The 24AA014/24LC014 employs a VCC threshold
detector circuit that disables the internal erase/write
logic if the VCC is below 1.5 volts at nominal conditions.
The SCL and SDA inputs have Schmitt Trigger and
filter circuits that suppress noise spikes to assure
proper device operation even on a noisy bus.
3.0 FUNCTIONAL DESCRIPTION
The 24AA014/24LC014 supports a bidirectional, 2-wire
bus and data transmission protocol. A device that
sends data onto the bus is defined as transmitter, and
a device receiving data as receiver. The bus has to be
controlled by a master device that generates the serial
clock (SCL), controls the bus access and generates the
Start and Stop conditions while the 24AA014/24LC014
works as slave. Both master and slave can operate as
transmitter or receiver but the master device
determines which mode is activated.
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
