Web Analytics
Datasheet 搜索 > EEPROM芯片 > ATMEL(爱特美尔) > AT24C128W-10SC-2.7 数据手册 > AT24C128W-10SC-2.7 其他数据使用手册 5/16 页
AT24C128W-10SC-2.7
53.238
AT24C128W-10SC-2.7数据手册
Page:
of 16 Go
若手册格式错乱,请下载阅览PDF原文件
AT24C128/256
5
Bus Timing (SCL: Serial Clock, SDA: Serial Data I/O)
Write Cycle Timing (SCL: Serial Clock, SDA: Serial Data I/O)
Note: 1. The write cycle time t
WR
is the time from a valid stop condition of a write sequence to the end of the internal clear/write
cycle.
SCL
SDA
STOP
CONDITION
START
CONDITION
ACK
t
WR
(1)
8th BIT
WORD n

AT24C128W-10SC-2.7 数据手册

ATMEL(爱特美尔)
23 页 / 0.37 MByte
ATMEL(爱特美尔)
16 页 / 0.25 MByte

AT24C128W10 数据手册

ATMEL(爱特美尔)
ATMEL(爱特美尔)
ATMEL(爱特美尔)
ATMEL(爱特美尔)
ATMEL(爱特美尔)
Microchip(微芯)
Microchip(微芯)
ATMEL(爱特美尔)
Microchip(微芯)
Microchip(微芯)
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件