Datasheet 搜索 > FPGA芯片 > Altera（阿尔特拉） > EP3C40F324I7N 数据手册 > EP3C40F324I7N 产品描述及参数 2/15 页
器件3D模型￥ 465.441
EP3C40F324I7N 产品描述及参数 - Altera（阿尔特拉）
制造商:
Altera（阿尔特拉）
分类:
FPGA芯片
封装:
FBGA-324
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
典型应用电路图在P3P6
型号编码规则在P1P12
封装信息在P12
导航目录
EP3C40F324I7N数据手册
Page:
of 15 Go
若手册格式错乱，请下载阅览PDF原文件
1–2 Chapter 1: Cyclone III Device Family Overview
Cyclone III Device Family Features
Cyclone III Device Handbook July 2012 Altera Corporation
Volume 1
Design Security Feature
Cyclone III LS devices offer the following design security features:
■ Configuration security using advanced encryption standard (AES) with 256-bit
volatile key
■ Routing architecture optimized for design separation flow with the Quartus
®
II
software
■ Design separation flow achieves both physical and functional isolation
between design partitions
■ Ability to disable external JTAG port
■ Error Detection (ED) Cycle Indicator to core
■ Provides a pass or fail indicator at every ED cycle
■ Provides visibility over intentional or unintentional change of configuration
random access memory (CRAM) bits
■ Ability to perform zeroization to clear contents of the FPGA logic, CRAM,
embedded memory, and AES key
■ Internal oscillator enables system monitor and health check capabilities
Increased System Integration
■ High memory-to-logic and multiplier-to-logic ratio
■ High I/O count, low-and mid-range density devices for user I/O constrained
applications
■ Adjustable I/O slew rates to improve signal integrity
■ Supports I/O standards such as LVTTL, LVCMOS, SSTL, HSTL, PCI, PCI-X,
LVPECL, bus LVDS (BLVDS), LVDS, mini-LVDS, RSDS, and PPDS
■ Supports the multi-value on-chip termination (OCT) calibration feature to
eliminate variations over process, voltage, and temperature (PVT)
■ Four phase-locked loops (PLLs) per device provide robust clock management and
synthesis for device clock management, external system clock management, and
I/O interfaces
■ Five outputs per PLL
■ Cascadable to save I/Os, ease PCB routing, and reduce jitter
■ Dynamically reconfigurable to change phase shift, frequency multiplication or
division, or both, and input frequency in the system without reconfiguring the
device
■ Remote system upgrade without the aid of an external controller
■ Dedicated cyclical redundancy code checker circuitry to detect single-event upset
(SEU) issues
■ Nios
®
II embedded processor for Cyclone III device family, offering low cost and
custom-fit embedded processing solutions
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
