Datasheet 搜索 > 16位微控制器 > NXP（恩智浦） > MC9S12A64CPVE 数据手册 > MC9S12A64CPVE 其他数据使用手册 2/126 页
器件3D模型￥ 7.184
MC9S12A64CPVE 其他数据使用手册 - NXP（恩智浦）
制造商:
NXP（恩智浦）
分类:
16位微控制器
封装:
LQFP-112
描述:
MC9S12A 系列 16位 25MHz 4KB Ram 闪存 微控制器-LQFP-112
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
导航目录
MC9S12A64CPVE数据手册
Page:
of 126 Go
若手册格式错乱，请下载阅览PDF原文件
Revision History
Version
Number
Revision
Date
Effective
Date
Author Description of Changes
V01.00
16 NOV
2001
19 NOV
2001
Initial version based on MC9SDP256-2.09 Version.
V01.01
18 FEB
2002
18 FEB
2002
In table 7 I/O Characteristics" of the electrical characteristics
replaced tPULSE withtpign and tpval in lines "Port ... Interrupt Input
Pulse filtered" and "Port ... Interrupt Input Pulse passed"
respectively.
V01.02
6 MAR
2002
6 MAR
2002
Table "Oscillator Characteristics": removed "Oscillator start-up time
from POR or STOP" row
Table "5V I/O Characteristics": Updated
Partial Drive IOH = +–2mA and Full Drive IOH = –10mA
Table "ATD Operating Characteristics": Distinguish I
REF
for 1 and 2
ATD blocks on
Table "ATD Electrical Characteristics": Update C
INS
to 22 pF
Table "Operating Conditions": Changed V
DD
and V
DDPLL
to 2.35 V
(min)
Removed Document number except from Cover Sheet
Updated Table "Document References"
V01.03
4 June
2002
4 June
2002
Table "5V I/O Characteristics" : Corrected Input Capacitance to 6pF
Section: "Device Pinout" (112-pin and 80-pin): added in diagrams
RXCAN0 to PJ6 and TXCAN0 to PJ7
Table "PLL Characteristics": Updated parameters K
1
and f
1
Figure "Basic PLL functional diagram": Inserted XFC pin in diagram
Enhanced section "XFC Component Selection"
Added to Sections ATD, ECT and PWM: freeze mode = active BDM
mode
V01.04
4 July
2002
4 July
2002
Added 1L86D to Table "Assigned Part ID numbers"
Corrected MEMSIZ1 value in Table "Memory size registers"
Subsection "Device Memory Map: Removed Flash mapping from
$0000 to $3FFF.
Table "Signal Properties": Added column "Internal Pull Resistor".
Preface Table "Document References": Changed to full naming for
each block.
Table "Interrupt Vector Locations", Column "Local Enable":
Corrected several register and bit names.
V01.05
30 July
2002
30 July
2002
Figure "Recommended PCB Layout for 80QFP: Corrected
VREGEN pin position
Thermal values for junction to board and package
BGND pin pull-up
Part Order Information
Global Register Table
Chip Configuration Summary
Modified mode of Operations chapter
Section "Printed Circuit Board Layout Proposals": added Pierce
Oscillator examples for 112LQFP and 80QFP
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
