Datasheet 搜索 > 微控制器 > Microchip（微芯） > PIC16F1829T-I/SO 数据手册 > PIC16F1829T-I/SO 其他数据使用手册 2/12 页
器件3D模型￥ 13.755
PIC16F1829T-I/SO 其他数据使用手册 - Microchip（微芯）
制造商:
Microchip（微芯）
分类:
微控制器
封装:
SOIC-20
描述:
PIC16 系列 1 kB RAM 14 kB 闪存 8 位 表面贴装 微控制器 - SOIC-20
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
PIC16F1829T-I/SO数据手册
Page:
of 12 Go
若手册格式错乱，请下载阅览PDF原文件
PIC16(L)F1825/1829
DS80000517H-page 2 2011-2014 Microchip Technology Inc.
TABLE 2: SILICON ISSUE SUMMARY
Module Feature
Item
Number
Issue Summary
Affected Revisions
(1)
A0 A2 A4
Oscillator LFINTOSC 1.1 Wake from Sleep. X
Oscillator Clock Switching 1.2 Clock switching can cause a
single corrupted instruction.
X
Oscillator Oscillator Start-up
Timer
1.3 OSTS bit remains set. X X
Timer1 T1 Gate Toggle mode 2.1 T1 Gate flip-flop does not
clear.
X
ADC Error Parameters 3.1 Differential and gain error. X X X
In-Circuit Serial
Programming™ (ICSP™)
Low-Voltage
Programming
4.1 Bulk Erase not available with
LVP.
X
Clock Switching OSTS Status Bit 5.1 Remains clear when 4xPLL
enabled.
XXX
MSSP (Master
Synchronous Serial Port)
Slew Rate 6.1 Slow rate reduction on
SSP2.
XXX
Enhanced Universal
Synchronous
Asynchronous Receiver
(EUSART)
Auto-Baud Detect 7.1 Auto-Baud Detect may store
incorrect count value in the
SPBRG registers.
X
Enhanced Universal
Synchronous
Asynchronous Receiver
(EUSART)
16-Bit High-Speed
Asynchronous mode
7.2 Works improperly at
maximum rate.
XXX
MSSP (Master
Synchronous Serial Port)
SPI Master mode 8.1 Buffer Full (BF) bit or MSSP
Interrupt Flag (SSPIF) bit
becomes set 1/2 SCK cycle
too early.
XXX
Note 1: Only those issues indicated in the last column apply to the current silicon revision.
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
