Datasheet 搜索 > 微处理器 > Toshiba（东芝） > TMPN3150B1AFG(I) 数据手册 > TMPN3150B1AFG(I) 其他数据使用手册 2/11 页
器件3D模型￥ 2.816
TMPN3150B1AFG(I) 其他数据使用手册 - Toshiba（东芝）
制造商:
Toshiba（东芝）
分类:
微处理器
封装:
QFP-64
描述:
网络控制器与处理器 IC Neuron Chip w/ ext ROM I/F
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
TMPN3150B1AFG(I)数据手册
Page:
of 11 Go
若手册格式错乱，请下载阅览PDF原文件
TMPN3120FE3MG
2 2005-11-29
I/O functions
•
Eleven programmable I/O pins
•
Two programmable 16-bit timers and counters built in
•
More than thirty different types of I/O functions to handle a wide range of input and output
•
ROM firmware image containing preprogrammed I/O drivers, greatly simplifying application programs
Network functions
•
Two CPUs for communication protocol processing built in
The communications and application CPUs execute in parallel.
•
Equipped with a built-in LonTalk protocol supporting all seven levels of the ISO OSI reference model
•
The ROM firmware image contains a complete network operating system, greatly simplifying application programs.
•
Built-in twisted-pair wire transceiver
• Equipped with communications modes and communication speeds to support various types of external
transceivers
• Communication port transceiver modes and logical addresses are stored within the EEPROM.
Can be amended via the network.
Other functions
• Application programs are also stored within the EEPROM.
Can be updated by downloading over the network.
•
Built-in watchdog timer
•
Each chip has a unique ID number.
Effective during the logical installation of networks
•
Low electrical consumption mode supported through a sleep mode
• Reset time
Prolongs the power-on reset time for at least 50 ms and keeps the operation stable during that time.
•
High-impedance communication port (CP0 to CP3) when powered down
The communication port pins (CP0 to CP3) attain high impedance when the Neuron Chip is powered down.
This feature eliminates the need for an external relay.
• Built-in low-voltage detection circuit
Prevents incorrect operations and writing errors in the EEPROM during drops in power voltage.
An external LVD must be used to assert reset at a power supply voltage below 4.5 V if the Neuron Chip is
operated at 20 MHz.
•
The package is SOP32-P-525-1.27 (lead-free type).
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
