Web Analytics
Datasheet 搜索 > Intel(英特尔) > EP3C25Q240C8N 数据手册 > EP3C25Q240C8N 产品设计参考手册 3/64 页
EP3C25Q240C8N
器件3D模型
724.349
导航目录
EP3C25Q240C8N数据手册
Page:
of 64 Go
若手册格式错乱,请下载阅览PDF原文件
Early System Planning Page 3
Cyclone III Design GuidelinesAugust 2013 Altera Corporation
Early System Planning
It is important to know your system requirement and what your Cyclone III device
can offer at the early stage of the design cycle.
Early Power Estimation
As FPGAs have increased in logic capacity and performance, the power consumption
must be accurately estimated for appropriate power supply, decoupling and thermal
solution planning. The power supply must be able to provide enough current for the
device operation and the thermal solution must be able to cool the device junction
temperature to within the specification.
Altera provides a power estimation tool called the Early Power Estimator (EPE) to
help you estimate the power consumption of your design during the system planning
phase. The EPE allows you to estimate the power consumption, current drawn from
the power supply and device junction temperature based on the device resources that
you are going to use in your design, along with the information about the ambient
temperature, heat sink, air flow and board thermal model.
You can either enter the design information manually into the spreadsheet or import a
power estimator file of a fully or partially completed design from the Quartus II
software. After importing a file, you can edit some of the input parameters such as the
ambient temperature, airflow, clock frequency and toggle percentage to suit your
system requirements.
f For more information about the EPE and ways generate and import the power
estimator file, refer to the PowerPlay Early Power Estimator User Guide for Cyclone III
FPGAs.
I/O Support
This section discusses the general Cyclone III device I/O support. Before starting with
the I/O planning, take some time to review the support offered by the Cyclone III
I/Os.
Selectable I/O Standards
Cyclone III devices support a wide range of industry I/O standards, including
single-ended, voltage-referenced and differential I/O standards. Selection factors are
driven by performance versus cost. Table 1 simplifies the selection choice for each I/O
signaling type.

EP3C25Q240C8N 数据手册

Intel(英特尔)
34 页 / 0.81 MByte
Intel(英特尔)
64 页 / 1.06 MByte
Intel(英特尔)
274 页 / 7.2 MByte
Intel(英特尔)
14 页 / 0.37 MByte
Intel(英特尔)
8 页 / 0.11 MByte

EP3C25Q240C8 数据手册

Altera(阿尔特拉)
Intel(英特尔)
Altera(阿尔特拉)
Cyclone FPGA,Altera### 现场可编程门阵列 (FPGA)FPGA 是一种半导体设备,包含通过可编程互连连接的可配置逻辑块 (CLB) 矩阵。 用户通过编程 SRAM 确定这些互连。 CLB 可以简单(与或门等),也可以复杂(RAM 块)。 FPGA 允许对设计进行更改,即使在设备焊接到印刷电路板上之后。
Intel(英特尔)
Altera(阿尔特拉)
Intel(英特尔)
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件