Datasheet 搜索 > DSP数字信号处理器 > TI（德州仪器） > TMS320C5517AZCH20 数据手册 > TMS320C5517AZCH20 产品设计参考手册 1/197 页
器件3D模型￥ 78.39
TMS320C5517AZCH20 产品设计参考手册 - TI（德州仪器）
制造商:
TI（德州仪器）
分类:
DSP数字信号处理器
封装:
LFBGA-196
描述:
TMS320C5517 低功耗数字信号处理器 196-NFBGA -10 to 70
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
典型应用电路图在P139
原理图在P4P192
封装尺寸在P194
标记信息在P194
封装信息在P193P194P195
功能描述在P74
技术参数、封装参数在P57P58P59P60P61P62P63P64P65P66P67P68
应用领域在P2
电气规格在P40P46P59P84P152
导航目录
TMS320C5517AZCH20数据手册
Page:
of 197 Go
若手册格式错乱，请下载阅览PDF原文件
Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
TMS320C5517
SPRS727C –AUGUST 2012–REVISED APRIL 2014
TMS320C5517 Fixed-Point Digital Signal Processor
1 Device Overview
1.1 Features
1
– Direct Memory Access (DMA) Controller
• CORE:
• Four DMA with Four Channels Each
– High-Performance, Low-Power, TMS320C55x
Fixed-Point Digital Signal Processor
– Three 32-Bit General-Purpose (GP) Timers
• 13.33- to 5-ns Instruction Cycle Time
• One Selectable as a Watchdog or GP
• 75- to 200-MHz Clock Rate
• Clocking Options, Including External
General-Purpose I/O (GPIO) Clock Input
• One or Two Instructions Executed per Cycle
– Two MultiMedia Card and Secure Digital
• Dual Multiply-and-Accumulate Units (Up to
(eMMC, MMC, and SD) Interfaces
450 Million Multiply-Accumulates per Second
– Serial Port Interface (SPI) with Four Chip
[MMACS])
Selects
• Two Arithmetic and Logic Units (ALUs)
– Master and Slave Inter-Integrated Circuit (I
2
C
• Three Internal Data or Operand Read Buses
Bus)
and Two Write Buses
– Three Inter-IC Sound (I
2
S Bus) Modules for
• Software-Compatible with C55x Devices
Data Transport
• Industrial Temperature Devices Available
– 10-Bit 4-Input Successive Approximation (SAR)
– 320KB of Zero-Wait State On-Chip RAM:
ADC
• 64KB of Dual-Access RAM (DARAM),
– IEEE-1149.1 (JTAG)
8 Blocks of 4K x 16-Bit
Boundary-Scan-Compatible
• 256KB of Single-Access RAM (SARAM),
– Up to 26 GPIO Pins (Multiplexed with Other
32 Blocks of 4K x 16-Bit
Functions)
– 128KB of Zero Wait-State On-Chip ROM
• POWER:
(4 Blocks of 16K x 16-Bit)
– Four Core Isolated Power Supply Domains:
– Tightly Coupled FFT Hardware Accelerator
Analog, RTC, CPU and Peripherals, and USB
• PERIPHERAL:
– Four I/O Isolated Power Supply Domains: RTC
– One Universal Host-Port Interface (UHPI) with
I/O, EMIF I/O, USB PHY, and DV
DDIO
16-Bit Muxed Address or Data Bus
– 1.05-V Core, 1.8-, 2.75-, or 3.3-V I/Os
– Master and Slave Multichannel Serial Ports
– 1.3-V Core, 1.8-, 2.75-, or 3.3-V I/Os
Interface (McSPI) with Three Chip Selects
– 1.4-V Core, 1.8-, 2.75-, or 3.3-V I/Os
– Master and Slave Multichannel Buffered Serial
• CLOCK:
Ports Interface (McBSP)
– Real-Time Clock (RTC) with Crystal Input,
– 16- and 8-Bit External Memory Interface (EMIF)
Separate Clock Domain, and Power Supply
with Glueless Interface to:
– Software-Programmable Phase-Locked Loop
• 8- or 16-Bit NAND Flash, 1- or 4-Bit ECC
(PLL) Clock Generator
• 8- and 16-Bit NOR Flash
• BOOTLOADER:
• Asynchronous Static RAM (SRAM)
– On-Chip ROM Bootloader
• SDRAM or mSDRAM (1.8, 2.75, and 3.3 V)
• Each Peripheral Supports Unencrypted
– 3.84375M x 16-Bit Maximum Addressable
Booting
External Memory Space (SDRAM or mSDRAM)
• PACKAGE:
– Universal Asynchronous Receiver/Transmitter
– 196-Terminal Pb-Free Plastic BGA (Ball Grid
(UART)
Array) (ZCH Suffix), 0.65-mm Pitch
– Device USB Port with Integrated 2.0 High-
Speed PHY that Supports:
• USB 2.0 Full- and High-Speed Devices
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
