Datasheet 搜索 > NXP（恩智浦） > LPC2131FBD64 数据手册 > LPC2131FBD64 数据手册 10/45 页
￥ 0
LPC2131FBD64 数据手册 - NXP（恩智浦）
制造商:
NXP（恩智浦）
封装:
LQFP
描述:
NXP LPC2131FBD64 微控制器, 32位, ARM7TDMI, 60 MHz, 32 KB, 8 KB, 64 引脚, LQFP
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
导航目录
LPC2131FBD64数据手册
Page:
of 45 Go
若手册格式错乱，请下载阅览PDF原文件
LPC2131_32_34_36_38 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 5.1 — 29 July 2011 10 of 45
NXP Semiconductors
LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers
P0.11/CTS1/
CAP1.1/SCL1
37
[3]
I CTS1 — Clear to Send input for UART1. Available in LPC2134/36/38.
I CAP1.1 — Capture input for Timer 1, channel 1.
I/O SCL1 — I
2
C1 clock input/output. Open drain output (for I
2
C-bus compliance)
P0.12/DSR1/
MAT1.0/AD1.3
38
[4]
I DSR1 — Data Set Ready input for UART1. Available in LPC2134/36/38.
O MAT1.0 — Match output for Timer 1, channel 0.
I AD1.3 — ADC 1, input 3. This analog input is always connected to its pin. Available in
LPC2134/36/38 only.
P0.13/DTR1/
MAT1.1/AD1.4
39
[4]
O DTR1 — Data Terminal Ready output for UART1. Available in LPC2134/36/38.
O MAT1.1 — Match output for Timer 1, channel 1.
I AD1.4 — ADC 1, input 4. This analog input is always connected to its pin. Available in
LPC2134/36/38 only.
P0.14/DCD1/
EINT1/SDA1
41
[3]
I DCD1 — Data Carrier Detect input for UART1. Available in LPC2134/36/38.
I EINT1 — External interrupt 1 input.
I/O SDA1 — I
2
C1 data input/output. Open drain output (for I
2
C-bus compliance).
P0.15/RI1/
EINT2/AD1.5
45
[4]
I RI1 — Ring Indicator input for UART1. Available in LPC2134/36/38.
I EINT2 — External interrupt 2 input.
I AD1.5 — ADC 1, input 5. This analog input is always connected to its pin. Available in
LPC2134/36/38 only.
P0.16/EINT0/
MAT0.2/CAP0.2
46
[2]
I EINT0 — External interrupt 0 input.
O MAT0.2 — Match output for Timer 0, channel 2.
I CAP0.2 — Capture input for Timer 0, channel 2.
P0.17/CAP1.2/
SCK1/MAT1.2
47
[1]
I CAP1.2 — Capture input for Timer 1, channel 2.
I/O SCK1 — Serial Clock for SSP. Clock output from master or input to slave.
O MAT1.2 — Match output for Timer 1, channel 2.
P0.18/CAP1.3/
MISO1/MAT1.3
53
[1]
I CAP1.3 — Capture input for Timer 1, channel 3.
I/O MISO1 — Master In Slave Out for SSP. Data input to SPI master or data output from
SSP slave.
O MAT1.3 — Match output for Timer 1, channel 3.
P0.19/MAT1.2/
MOSI1/CAP1.2
54
[1]
O MAT1.2 — Match output for Timer 1, channel 2.
I/O MOSI1 — Master Out Slave In for SSP. Data output from SSP master or data input to
SSP slave.
I CAP1.2 — Capture input for Timer 1, channel 2.
P0.20/MAT1.3/
SSEL1/EINT3
55
[2]
O MAT1.3 — Match output for Timer 1, channel 3.
I SSEL1 — Slave Select for SSP. Selects the SSP interface as a slave.
I EINT3 — External interrupt 3 input.
P0.21/PWM5/
AD1.6/CAP1.3
1
[4]
O PWM5 — Pulse Width Modulator output 5.
I AD1.6 — ADC 1, input 6. This analog input is always connected to its pin. Available in
LPC2134/36/38 only.
I CAP1.3 — Capture input for Timer 1, channel 3.
P0.22/AD1.7/
CAP0.0/MAT0.0
2
[4]
I AD1.7 — ADC 1, input 7. This analog input is always connected to its pin. Available in
LPC2134/36/38 only.
I CAP0.0 — Capture input for Timer 0, channel 0.
O MAT0.0 — Match output for Timer 0, channel 0.
Table 3. Pin description
…continued
Symbol Pin Type Description
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
