Web Analytics
Datasheet 搜索 > NXP(恩智浦) > LPC2131FBD64 数据手册 > LPC2131FBD64 数据手册 11/45 页
LPC2131FBD64
0
导航目录
LPC2131FBD64数据手册
Page:
of 45 Go
若手册格式错乱,请下载阅览PDF原文件
LPC2131_32_34_36_38 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 5.1 — 29 July 2011 11 of 45
NXP Semiconductors
LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers
P0.23 58
[1]
I/O General purpose digital input/output pin.
P0.25/AD0.4/
AOUT
9
[5]
I AD0.4 — ADC 0, input 4. This analog input is always connected to its pin.
O AOUT — DAC output. Not available in LPC2131.
P0.26/AD0.5 10
[4]
I AD0.5 — ADC 0, input 5. This analog input is always connected to its pin.
P0.27/AD0.0/
CAP0.1/MAT0.1
11
[4]
I AD0.0 — ADC 0, input 0. This analog input is always connected to its pin.
I CAP0.1 — Capture input for Timer 0, channel 1.
O MAT0.1 — Match output for Timer 0, channel 1.
P0.28/AD0.1/
CAP0.2/MAT0.2
13
[4]
I AD0.1 — ADC 0, input 1. This analog input is always connected to its pin.
I CAP0.2 — Capture input for Timer 0, channel 2.
O MAT0.2 — Match output for Timer 0, channel 2.
P0.29/AD0.2/
CAP0.3/MAT0.3
14
[4]
I AD0.2 — ADC 0, input 2. This analog input is always connected to its pin.
I CAP0.3 — Capture input for Timer 0, channel 3.
O MAT0.3 — Match output for Timer 0, channel 3.
P0.30/AD0.3/
EINT3/CAP0.0
15
[4]
I AD0.3 — ADC 0, input 3. This analog input is always connected to its pin.
I EINT3 — External interrupt 3 input.
I CAP0.0 — Capture input for Timer 0, channel 0.
P0.31 17
[6]
O General purpose digital output only pin.
Important: This pin MUST NOT be externally pulled LOW when RESET pin is LOW or
the JTAG port will be disabled.
P1.0 to P1.31 I/O Port 1: Port 1 is a 32-bit bidirectional I/O port with individual direction controls for each
bit. The operation of port 1 pins depends upon the pin function selected via the pin
connect block. Pins 0 through 15 of port 1 are not available.
P1.16/
TRACEPKT0
16
[6]
O TRACEPKT0 — Trace Packet, bit 0. Standard I/O port with internal pull-up.
P1.17/
TRACEPKT1
12
[6]
O TRACEPKT1 — Trace Packet, bit 1. Standard I/O port with internal pull-up.
P1.18/
TRACEPKT2
8
[6]
O TRACEPKT2 — Trace Packet, bit 2. Standard I/O port with internal pull-up.
P1.19/
TRACEPKT3
4
[6]
O TRACEPKT3 — Trace Packet, bit 3. Standard I/O port with internal pull-up.
P1.20/
TRACESYNC
48
[6]
O TRACESYNC — Trace Synchronization. Standard I/O port with internal pull-up. LOW
on TRACESYNC while RESET
is LOW enables pins P1.25:16 to operate as Trace port
after reset.
P1.21/
PIPESTAT0
44
[6]
O PIPESTAT0 — Pipeline Status, bit 0. Standard I/O port with internal pull-up.
P1.22/
PIPESTAT1
40
[6]
O PIPESTAT1 — Pipeline Status, bit 1. Standard I/O port with internal pull-up.
P1.23/
PIPESTAT2
36
[6]
O PIPESTAT2 — Pipeline Status, bit 2. Standard I/O port with internal pull-up.
P1.24/
TRACECLK
32
[6]
O TRACECLK — Trace Clock. Standard I/O port with internal pull-up.
P1.25/EXTIN0 28
[6]
I EXTIN0 — External Trigger Input. Standard I/O with internal pull-up.
Table 3. Pin description …continued
Symbol Pin Type Description

LPC2131FBD64 数据手册

NXP(恩智浦)
45 页 / 0.37 MByte
NXP(恩智浦)
297 页 / 1.83 MByte
NXP(恩智浦)
45 页 / 0.37 MByte
NXP(恩智浦)
24 页 / 0.6 MByte

LPC2131 数据手册

NXP(恩智浦)
单芯片16位/ 32位微控制器; 32/64/512 KB ISP / IAP闪存与10位ADC和DAC Single-chip 16/32-bit microcontrollers; 32/64/512 kB ISP/IAP Flash with 10-bit ADC and DAC
Philips(飞利浦)
NXP(恩智浦)
NXP  LPC2131FBD64/01,15  芯片, 微控制器, ARM7, 32K 闪存, 64-LQFP
NXP(恩智浦)
NXP  LPC2131FBD64/01  微控制器, 32位, ARM7TDMI, 60 MHz, 32 KB, 8 KB, 64 引脚, LQFP
NXP(恩智浦)
LPC2131 系列 8 kB 60 MHz 32位 表面贴装 单芯片 微控制器 - LQFP-64
NXP(恩智浦)
ARM微控制器 - MCU 32K FL/8K RM/10B ADC/LV RTC
NXP(恩智浦)
NXP  LPC2131FBD64  微控制器, 32位, ARM7TDMI, 60 MHz, 32 KB, 8 KB, 64 引脚, LQFP
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件