Datasheet 搜索 > 微控制器 > Microchip（微芯） > DSPIC30F2010-30I/SP 数据手册 > DSPIC30F2010-30I/SP 其他数据使用手册 3/202 页
器件3D模型￥ 27.078
DSPIC30F2010-30I/SP 其他数据使用手册 - Microchip（微芯）
制造商:
Microchip（微芯）
分类:
微控制器
封装:
DIP-28
描述:
dsPIC30 系列 512 B RAM 12 kB 闪存 16位 数字信号控制器 - SDIP-28
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
引脚图在P97Hot
原理图在P8P16P55P60P64P65P69P73P77P84P94P98
标记信息在P189
封装信息在P189P201
功能描述在P93P97
技术参数、封装参数在P115P116P150P156P157P159P161P183P184
电气规格在P59P63P115P116P158
导航目录
DSPIC30F2010-30I/SP数据手册
Page:
of 202 Go
若手册格式错乱，请下载阅览PDF原文件
2004 Microchip Technology Inc. Preliminary DS70118D-page 1
dsPIC30F2010
High Performance Modified RISC CPU:
• Modified Harvard architecture
• C compiler optimized instruction set architecture
• 84 base instructions with flexible addressing
modes
• 24-bit wide instructions, 16-bit wide data path
• 12 Kbytes on-chip Flash program space
• 512 bytes on-chip data RAM
• 1 Kbyte non-volatile data EEPROM
• 16 x 16-bit working register array
• Up to 30 MIPs operation:
- DC to 40 MHz external clock input
- 4 MHz-10 MHz oscillator input with
PLL active (4x, 8x, 16x)
• Up to 42 interrupt sources
• Three external interrupt sources
- 8 user selectable priority levels
- 54 interrupt vectors
- 8 processor exceptions and software traps
DSP Engine Features:
• Modulo and Bit-Reversed modes
• Two, 40-bit wide accumulators with optional
saturation logic
• 17-bit x 17-bit single cycle hardware fractional/
integer multiplier
• Single cycle Multiply-Accumulate (MAC) operation
• 40-stage Barrel Shifter
• Dual data fetch
Peripheral Features:
• High current sink/source I/O pins: 25 mA/25 mA
• Three 16-bit timers/counters; optionally pair up
16-bit timers into 32-bit timer modules
• Four 16-bit Capture input functions
• Two 16-bit Compare/PWM output functions
- Dual Compare mode available
•3-wire SPI
TM
modules (supports 4 Frame modes)
•I
2
C
TM
module supports Multi-Master/Slave mode
and 7-bit/10-bit addressing
• Addressable UART modules with FIFO buffers
Motor Control PWM Module Features:
• 6 PWM output channels
- Complementary or Independent Output
modes
- Edge and Center Aligned modes
• 4 duty cycle generators
• Dedicated time base with 4 modes
• Programmable output polarity
• Dead time control for Complementary mode
• Manual output control
• Trigger for synchronized A/D conversions
Quadrature Encoder Interface Module
Features:
• Phase A, Phase B and Index Pulse input
• 16-bit up/down position counter
• Count direction status
• Position Measurement (x2 and x4) mode
• Programmable digital noise filters on inputs
• Alternate 16-bit Timer/Counter mode
• Interrupt on position counter rollover/underflow
Analog Features:
• 10-bit Analog-to-Digital Converter (A/D) with:
- 500 Ksps (for 10-bit A/D) conversion rate
- Six input channels
- Conversion available during Sleep and Idle
• Programmable Brown-out Detection and Reset
generation
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the dsPIC30F Family Reference
Manual (DS70046). For more information on the device
instruction set and programming, refer to the dsPIC30F
Programmer’s Reference Manual (DS70030).
28-pin dsPIC30F2010 Enhanced Flash
16-bit Digital Signal Controller
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
