Datasheet 搜索 > 逻辑控制器 > ON Semiconductor（安森美） > MC100EPT21MNR4 数据手册 > MC100EPT21MNR4 其他数据使用手册 1/11 页
￥ 0
MC100EPT21MNR4 其他数据使用手册 - ON Semiconductor（安森美）
制造商:
ON Semiconductor（安森美）
分类:
逻辑控制器
封装:
VFDFN-8
描述:
3.3V差分LVPECL / LVDS / CML到LVTTL / LVCMOS翻译 3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
导航目录
MC100EPT21MNR4数据手册
Page:
of 11 Go
若手册格式错乱，请下载阅览PDF原文件
© Semiconductor Components Industries, LLC, 2012
September, 2012 − Rev. 22
1 Publication Order Number:
MC100EPT21/D
MC100EPT21
3.3V Differential
LVPECL/LVDS/CML to
LVTTL/LVCMOS Translator
The MC100EPT21 is a Differential LVPECL/LVDS/CML to
LVTTL/LVCMOS translator. Because LVPECL (Positive ECL),
LVDS, and positive CML input levels and LVTTL/LVCMOS output
levels are used, only +3.3 V and ground are required. The small
outline 8−lead SOIC package makes the EPT21 ideal for applications
which require the translation of a clock or data signal.
The V
BB
output allows this EPT21 to be cap coupled in either
single−ended or differential input mode. When single−ended cap
coupled, V
BB
output is tied to the D input and D is driven for a
non−inverting buffer, or V
BB
output is tied to the D input and D is
driven for an inverting buffer. When cap coupled differentially, V
BB
output is connected through a resistor to each input pin. If used, the
V
BB
pin should be bypassed to V
CC
via a 0.01 mF capacitor. For
additional information see AND8020/D. For a single−ended direct
connection use an external voltage reference source such as a resistor
divider. Do not use V
BB
for a single−ended direct connection or port to
another device.
Features
• 1.4 ns Typical Propagation Delay
• Maximum Frequency > 275 MHz Typical
• LVPECL/LVDS/CML Inputs, LVTTL/LVCMOS Outputs
• 24 mA TTL outputs
• Operating Range: V
CC
= 3.0 V to 3.6 V with GND = 0 V
• The 100 Series Contains Temperature Compensation
• V
BB
Output
• These Devices are Pb−Free and are RoHS Compliant
MARKING
DIAGRAMS*
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
M = Date Code
G = Pb−Free Package
KA21
ALYWG
G
SO−8
D SUFFIX
CASE 751
TSSOP−8
DT SUFFIX
CASE 948R
1
8
1
8
http://onsemi.com
*For additional marking information, refer to
Application Note AND8002/D.
See detailed ordering and shipping information in the package
dimensions section on page 6 of this data sheet.
ORDERING INFORMATION
KPT21
ALYW
G
1
8
1
8
DFN8
MN SUFFIX
CASE 506AA
(Note: Microdot may be in either location)
3RMG
G
1
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
