Web Analytics
Datasheet 搜索 > 微处理器 > NXP(恩智浦) > P1013NXN2HFB 数据手册 > P1013NXN2HFB 用户编程技术手册 1/35 页
P1013NXN2HFB
¥ 1208.54
P1013NXN2HFB数据手册
Page:
of 35 Go
若手册格式错乱,请下载阅览PDF原文件
Freescale Semiconductor
Application Note
© 2010-2012, 2014 Freescale Semiconductor, Inc. All rights reserved.
This application note expands on the description of the
double data rate (DDR3) memory controller programmable
registers in the PowerQUICC and QorIQ processor reference
manuals. The applicable device reference manual defines the
function of each field in the programmable registers. This
document focuses on why and when to select certain
configurations of the register bits and fields to achieve
efficient DDR programming. To obtain a comprehensive
understanding of the memory controller functionality and
the basic operation of the DDR3 memory, see the following
recommended documentation:
Applicable reference manual
Applicable device errata
Applicable processor revision conversion guides
Manufacturer data sheet on the memory selected
Many of the PowerQUICC and QorIQ documents are
available at the Freescale website listed on the back cover of
this document.
Document Number: AN4039
Rev. 4, 11/2014
Contents
1. Configuration guidelines . . . . . . . . . . . . . . . . . . . . . . . 2
2. Register definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
3. Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
PowerQUICC and QorIQ
DDR3 SDRAM Controller Register
Setting Considerations
by Freescale Semiconductor, Inc.
Austin, TX

P1013NXN2HFB 数据手册

NXP(恩智浦)
84 页 / 0.76 MByte
NXP(恩智浦)
35 页 / 0.44 MByte
NXP(恩智浦)
548 页 / 5.44 MByte
NXP(恩智浦)
48 页 / 0.89 MByte
NXP(恩智浦)
95 页 / 0.71 MByte

P1013NXN2 数据手册

Freescale(飞思卡尔)
NXP(恩智浦)
PowerPC系列 1.067GHz
Freescale(飞思卡尔)
微处理器 - MPU 800/400/667 ET NE r1.1
Freescale(飞思卡尔)
NXP(恩智浦)
PowerPC系列 1.055GHz
NXP(恩智浦)
PowerPC系列 1.055GHz
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件