Datasheet 搜索 > 微控制器 > Microchip（微芯） > PIC18F14K22-I/P 数据手册 > PIC18F14K22-I/P 用户编程技术手册 6/36 页
器件3D模型￥ 20.545
PIC18F14K22-I/P 用户编程技术手册 - Microchip（微芯）
制造商:
Microchip（微芯）
分类:
微控制器
封装:
DIP-20
描述:
PIC18F1xK22 8 位闪存微控制器PIC18F2x1x/4x1x 系列微控制器基于 PIC18 体系结构，可提供 31 级硬件堆栈和 75 个说明。 这些 MCU 采用极低功耗技术，特别适用于低功耗至关重要的应用。### 微控制器功能最大 16 MIPS CPU 速度 75 指令 - 通过扩展指令集支持 83 指令 31 级硬件堆栈 可配置内部振荡器 - 可选频率范围 16 mHz 至 31 kHz 18 个输入/输出引脚 通电重置 (POR) 通电计时器 (PWRT) 振荡器启动计时器 (OST) 掉电重置 (BOR) 延长监控计时器 (WDT) 在线串行编程 (ICSP) 在线调试 (ICD) ### 极低功耗功能睡眠模式：34 nA 监控计时器：460 nA 计时器 1 振荡器：650 nA @ 32 kHz ### 外设10 位模拟到数字转换器 (ADC) – 12 通道 比较器模块 参考电压模块 三个 16 位计时器 一个 8 位计时器 一个增强型捕获、比较、PWM 模块 主同步串行端口 (MSSP) 模块，带有 SPI 和 I²C 增强型可寻址通用同步异步接收器发送器 (EUSART) SR 闩锁模块 ### PIC18 微控制器
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
引脚图在P2Hot
电气规格在P33P34
导航目录
PIC18F14K22-I/P数据手册
Page:
of 36 Go
若手册格式错乱，请下载阅览PDF原文件
PIC18F1XK22/LF1XK22
DS41357B-page 6 Advance Information © 2009 Microchip Technology Inc.
In addition to the program Flash space, there are three
blocks in the Configuration and ID space that are
accessible to the user through table reads and table
writes. Their locations in the memory map are shown in
Figure 3-3.
Users may store identification information (ID) in eight
ID registers. These ID registers are mapped in
addresses 200000h through 200007h. The ID locations
read out normally, even after code protection is applied.
Locations 300001h through 30000Dh are reserved for
the Configuration bits. These bits select various device
options and are described in Section 6.0 “Configura-
tion Word”. These Configuration bits read out
normally, even after code protection.
Locations 3FFFFEh and 3FFFFFh are reserved for the
device ID bits. These bits may be used by the
programmer to identify what device type is being
programmed and are described in Section 6.0
“Configuration Word”. These device ID bits read out
normally, even after code protection.
3.0.1 MEMORY ADDRESS POINTER
Memory in the address space, 0000000h to 3FFFFFh,
is addressed via the Table Pointer register, which is
comprised of three Pointer registers:
• TBLPTRU, at RAM address 0FF8h
• TBLPTRH, at RAM address 0FF7h
• TBLPTRL, at RAM address 0FF6h
The 4-bit command, ‘0000’ (core instruction), is used to
load the Table Pointer prior to using any read or write
operations.
FIGURE 3-3: CONFIGURATION AND ID LOCATIONS FOR PIC18F1XK22/LF1XK22 DEVICES
TBLPTRU TBLPTRH TBLPTRL
Addr[21:16] Addr[15:8] Addr[7:0]
ID Location 1 200000h
ID Location 2 200001h
ID Location 3 200002h
ID Location 4 200003h
ID Location 5 200004h
ID Location 6 200005h
ID Location 7 200006h
ID Location 8 200007h
CONFIG1H 300001h
CONFIG2L 300002h
CONFIG2H 300003h
300004h
CONFIG3H 300005h
CONFIG4L 300006h
300007h
CONFIG5L 300008h
CONFIG5H 300009h
CONFIG6L 30000Ah
CONFIG6H 30000Bh
CONFIG7L 30000Ch
CONFIG7H 30000Dh
Device ID1 3FFFFEh
Device ID2 3FFFFFh
Note: Sizes of memory areas are not to scale.
000000h
1FFFFFh
3FFFFFh
01FFFFh
Program Flash
Unimplemented
Read as ‘0’
Configuration
and ID
Space
2FFFFFh
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
