Web Analytics
Datasheet 搜索 > 微处理器 > NXP(恩智浦) > MPC8308CVMAGDA 数据手册 > MPC8308CVMAGDA 其他数据使用手册 2/36 页
MPC8308CVMAGDA
¥ 7.186
导航目录
  • 原理图在P3P9
  • 技术参数、封装参数在P5
  • 应用领域在P18
MPC8308CVMAGDA数据手册
Page:
of 36 Go
若手册格式错乱,请下载阅览PDF原文件
Communicating via HDLC over a TDM Interface with a QUICC Engine™ UCC, Rev. 0
2 Freescale Semiconductor
Introduction
1 Introduction
The Freescale QUICC Engine block is a high-performance multiprotocol processing block available in
many microprocessor devices. Because of the many different protocols and interfaces that the QUICC
Engine block supports, it has a high degree of programmability. Depending on the protocol and interface
required for an application, the number of sub-blocks used and the amount of initialization required can
be significant. However, once initialized, the QUICC Engine block handles most of the protocol work,
freeing the CPU to handle higher level tasks.
QUICC Engine communication channels are commonly used as an HDLC controller using a time slot on
a TDM interface such as a T1 or E1 line. The following subsections provide the basic information required
to configure a QUICC Engine block-enabled device for this application.
To demonstrate how an HDLC channel can be used over TDM on an MPC8360, a software demonstration
example accompanies this applications note. As later sections introduce the sub-blocks of the QUICC
Engine block, descriptions of how the example code configures and uses the sub-blocks are also provided.
The software itself is both included in Appendix A of this document and available as a Freescale
CodeWarrior project in an accompanying download.
1.1 Introduction to the MPC8360E
Figure 1 provides a block diagram of the MPC8360E. The MPC8360E consists of three main functional
blocks: an e300c1 Power Architecture™ core, a system interface unit (SIU), and the QUICC Engine block.
The e300 core is the main CPU of the system and is responsible for running all user code. The
demonstration code provided in this application note runs on the e300 core. The system interface unit
provides the memory interfaces and system glue logic required to create a complete system on a chip.

MPC8308CVMAGDA 数据手册

NXP(恩智浦)
95 页 / 0.97 MByte
NXP(恩智浦)
1176 页 / 11.26 MByte
NXP(恩智浦)
36 页 / 0.68 MByte
NXP(恩智浦)
2 页 / 0.26 MByte
NXP(恩智浦)
83 页 / 0.51 MByte
NXP(恩智浦)
2 页 / 0.28 MByte

MPC8308 数据手册

NXP(恩智浦)
NXP  MPC8308CVMAGDA  芯片, 微控制器, 32位, POWER, 400MHZ, MAPBGA-473
Freescale(飞思卡尔)
Freescale(飞思卡尔)
Freescale(飞思卡尔)
NXP(恩智浦)
PowerPC系列 333MHz
NXP(恩智浦)
NXP  MPC8308CVMAGD  芯片, 微处理器, 32位, 400MHZ, MAPBGA-473
NXP(恩智浦)
NXP  MPC8308VMAGDA  芯片, 微控制器, 32位, POWER, 400MHZ, MAPBGA-473
Freescale(飞思卡尔)
Freescale(飞思卡尔)
微处理器 - MPU E300 EXT TEMP PB 400
Freescale(飞思卡尔)
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件