Web Analytics
Datasheet 搜索 > 16位微控制器 > NXP(恩智浦) > MC9S12A64CFUE 数据手册 > MC9S12A64CFUE 用户编程技术手册 2/60 页
MC9S12A64CFUE
器件3D模型
150.801
导航目录
  • 应用领域在P1
MC9S12A64CFUE数据手册
Page:
of 60 Go
若手册格式错乱,请下载阅览PDF原文件
Application Note
AN2153
2
Unlike the M68HC11 Family, the MC9S12DP256 does not have a
bootstrap ROM containing firmware to allow initial programming of the
FLASH directly through one of the on-chip serial communications
interface (SCI) ports. Initial on-chip FLASH programming requires either
special test and handling equipment to program the device before it is
placed in the target system or a background debug module (BDM)
programming tool available from Freescale or a third party vendor.
The MC9S12DP256’s four on-chip FLASH arrays contain two variable
size, erase protectable areas as shown in Figure 1. While the majority
of the bootloader could be contained in any of the protected areas, the
protected high area in the $C000–$FFFF memory range must at least
contain reset and interrupt vectors that point to a jump table. In most
cases, unless a complex or sophisticated communication protocol is
required that will not fit into 16 K, it is easiest to place the entire
bootloader into the protected high area of block zero.
Erasing and programming the on-chip FLASH memory of the
MC9S12DP256 presents some unique challenges. Even though FLASH
block zero has two separate erase protected areas, code cannot be run
out of either protected area while the remainder of the block is erased or
programmed. While it is possible to run code from one FLASH block
while erasing or reprogramming another, adopting such a strategy would
complicate the overall implementation of the bootloader. Consequently,
during the erase and reprogram process, the code must reside in other
on-chip memory or in external memory. In addition, because the reset
and interrupt vectors reside in the erase protected area, they cannot be
changed. This necessitates a secondary reset/interrupt vector table be
placed outside the protected FLASH memory area.
The remainder of this application note explores the requirements of a
serial bootloader and the implementation of the programming algorithm
for the MC9S12DP256’s FLASH.
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc
.
..

MC9S12A64CFUE 数据手册

NXP(恩智浦)
10 页 / 0.29 MByte
NXP(恩智浦)
126 页 / 0.77 MByte
NXP(恩智浦)
60 页 / 0.76 MByte
NXP(恩智浦)
126 页 / 1.76 MByte
NXP(恩智浦)
22 页 / 0.66 MByte
NXP(恩智浦)
2 页 / 0.18 MByte

MC9S12A64 数据手册

Freescale(飞思卡尔)
Motorola(摩托罗拉)
NXP(恩智浦)
NXP  MC9S12A64CFUE  微控制器, 16位, S12A, 25 MHz, 64 KB, 4 KB, 80 引脚, QFP
NXP(恩智浦)
MC9S12A 系列 16位 25MHz 4KB Ram 闪存 微控制器-LQFP-112
Freescale(飞思卡尔)
S12A/D 系列微控制器装置S12A/D 系列为 16 位微控制器装置 (MCU),也可为低成本系统连接单 8 位宽内存。 该集成 PLL 电路提供功耗和性能灵活性,以满足用户的操作要求。 S12A/D 微控制器装置包括以下标准芯片外围设备; HCS12 CPU 64 K 字节闪存 EEPROM 1 K 字节 EEPROM 4 K 字节 RAM 2 个异步串行通信接口 (SCI) 1 个串行外围接口 (SPI) 8 通道 IC/OC 增强型捕获计时器 2 个 8 通道 10 位模拟至数字转换器 (ADC) 8 通道脉冲宽度调制器 (PWM) 数字字节数据链接控制器 (BDLC) 29 个分离式数字 I/O 通道 20 个分离式数字 I/O 线路 可与 CAN 软件兼容的模块 Byteflight 模块 I2C 总线### S12 微控制器,FreescaleFreescale S12 微控制器是高性能的 16 位设备,用于汽车和工业应用。
Freescale(飞思卡尔)
Freescale(飞思卡尔)
NXP(恩智浦)
NXP(恩智浦)
Freescale(飞思卡尔)
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件